A New Design Optimization Methodology of Fully Differential Dynamic Comparator

The need to reduce time-to-market for high performances integrated circuits has become of primary concern in modern electronic design. Many efforts are currently spent to streamline the design process for increased complexity circuits while providing optimal performances, especially for nanoscale technologies. This paper presents a new and effective methodology for the design of fully differential comparators to achieve high performance operation using dynamic topology and nanoscale technology. The proposed methodology is not process dependent and can be applied to similar conventional comparator structures to optimize the speed operation while ensuring good offset cancellation, efficient noise immunity, and reduced design time and complexity. The design steps include theoretical analysis and simulation-based optimization of the comparator speed, as well as the offset and noise reduction within minimal design time. All the analog and digital building blocks are designed using dynamic topologies, including the clock generator, to ensure high speed and synchronized operation. The resulting circuit is a new two-stage dual clock fully differential comparator. Compared to its equivalent counterparts, it provides improved operation speed, and reduced offset voltage and kickback noise. This comparator is designed in TSMC 65 nm CMOS process. Its performances show that it achieves 1.25 GHz operation speed, presents less than 9 mV offset error, and generates a kickback noise less than 40 mV with a 10 kΩ input resistance during reset phase only. It consumes 213 µW from 1.2 V power supply at 1.25 GHz.