50MHz 5V 3W 90%效率3电平降压转换器，具有实时校准和宽输出范围，适用于65nm CMOS快速dvs

2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits) Pub Date : 2016-06-15 DOI:10.1109/VLSIC.2016.7573475

Xun Liu, Cheng Huang, P. Mok

{"title":"50MHz 5V 3W 90%效率3电平降压转换器，具有实时校准和宽输出范围，适用于65nm CMOS快速dvs","authors":"Xun Liu, Cheng Huang, P. Mok","doi":"10.1109/VLSIC.2016.7573475","DOIUrl":null,"url":null,"abstract":"In this paper, a 50-MHz 5-V input 3-W output 3-level buck converter is presented. A real-time flying capacitor (CF) calibration is proposed to ensure a constant Vg/2 voltage across the CF, which is essential to ensure the reliability and maintain the advantages of 3-level converters. A 0.6-4.2V wide output range, a 90% peak efficiency and a 23-29ns/V reference tracking response are observed in measurements with 65nm process. A significantly reduced VO ripple is achieved after enabling the proposed calibration.","PeriodicalId":6512,"journal":{"name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","volume":"34 1","pages":"1-2"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":"{\"title\":\"A 50MHz 5V 3W 90% efficiency 3-level buck converter with real-time calibration and wide output range for fast-DVS in 65nm CMOS\",\"authors\":\"Xun Liu, Cheng Huang, P. Mok\",\"doi\":\"10.1109/VLSIC.2016.7573475\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a 50-MHz 5-V input 3-W output 3-level buck converter is presented. A real-time flying capacitor (CF) calibration is proposed to ensure a constant Vg/2 voltage across the CF, which is essential to ensure the reliability and maintain the advantages of 3-level converters. A 0.6-4.2V wide output range, a 90% peak efficiency and a 23-29ns/V reference tracking response are observed in measurements with 65nm process. A significantly reduced VO ripple is achieved after enabling the proposed calibration.\",\"PeriodicalId\":6512,\"journal\":{\"name\":\"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)\",\"volume\":\"34 1\",\"pages\":\"1-2\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"16\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2016.7573475\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2016.7573475","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 16

摘要

本文设计了一种50mhz 5v输入3w输出的3电平降压变换器。提出了一种实时飞行电容(CF)校准方法，以确保CF上的Vg/2电压恒定，这是确保可靠性和保持3电平变换器优势的必要条件。在65nm制程的测量中，观察到0.6-4.2V的宽输出范围，90%的峰值效率和23-29ns/V的参考跟踪响应。在启用所提出的校准后，实现了显着降低的VO纹波。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

A 50MHz 5V 3W 90% efficiency 3-level buck converter with real-time calibration and wide output range for fast-DVS in 65nm CMOS

In this paper, a 50-MHz 5-V input 3-W output 3-level buck converter is presented. A real-time flying capacitor (CF) calibration is proposed to ensure a constant Vg/2 voltage across the CF, which is essential to ensure the reliability and maintain the advantages of 3-level converters. A 0.6-4.2V wide output range, a 90% peak efficiency and a 23-29ns/V reference tracking response are observed in measurements with 65nm process. A significantly reduced VO ripple is achieved after enabling the proposed calibration.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)

自引率

0.00%

发文量