集成APD和高背景光抗扰度的光无线接收电路

P. Brandl, R. Enne, H. Zimmermann
{"title":"集成APD和高背景光抗扰度的光无线接收电路","authors":"P. Brandl, R. Enne, H. Zimmermann","doi":"10.1109/ESSCIRC.2015.7313825","DOIUrl":null,"url":null,"abstract":"This paper presents two different monolithically integrated optoelectronic receiver circuits in one chip. One circuit includes a 200 μm diameter, high responsivity avalanche photodiode with a highly-sensitive receiver for wireless optical data communication at a data rate of 1Gbps with a sensitivity of -31.8 dBm. The second circuit includes two PN-photodiodes and a differential TIA with a nonlinear feedback to detect light power differences down to -90 dBm. The second circuit is implemented twice: for beam positioning in x- and y-direction. The chip was fabricated in a 0.35 μm high-voltage CMOS technology and tested under strong background-light conditions representative for optical wireless communication scenarios.","PeriodicalId":11845,"journal":{"name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2015-11-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Optical wireless receiver circuit with integrated APD and high background-light immunity\",\"authors\":\"P. Brandl, R. Enne, H. Zimmermann\",\"doi\":\"10.1109/ESSCIRC.2015.7313825\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents two different monolithically integrated optoelectronic receiver circuits in one chip. One circuit includes a 200 μm diameter, high responsivity avalanche photodiode with a highly-sensitive receiver for wireless optical data communication at a data rate of 1Gbps with a sensitivity of -31.8 dBm. The second circuit includes two PN-photodiodes and a differential TIA with a nonlinear feedback to detect light power differences down to -90 dBm. The second circuit is implemented twice: for beam positioning in x- and y-direction. The chip was fabricated in a 0.35 μm high-voltage CMOS technology and tested under strong background-light conditions representative for optical wireless communication scenarios.\",\"PeriodicalId\":11845,\"journal\":{\"name\":\"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-11-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2015.7313825\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2015.7313825","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文在一个芯片上设计了两种不同的单片集成光电接收电路。其中一个电路包括一个直径为200 μm的高响应雪崩光电二极管和一个高灵敏度接收器,用于数据速率为1Gbps的无线光学数据通信,灵敏度为-31.8 dBm。第二电路包括两个pn光电二极管和一个具有非线性反馈的差分TIA,用于检测低至- 90dbm的光功率差。第二电路实现两次:用于x和y方向的波束定位。该芯片采用0.35 μm高压CMOS技术制造,并在具有代表性的光无线通信场景的强背景光条件下进行了测试。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Optical wireless receiver circuit with integrated APD and high background-light immunity
This paper presents two different monolithically integrated optoelectronic receiver circuits in one chip. One circuit includes a 200 μm diameter, high responsivity avalanche photodiode with a highly-sensitive receiver for wireless optical data communication at a data rate of 1Gbps with a sensitivity of -31.8 dBm. The second circuit includes two PN-photodiodes and a differential TIA with a nonlinear feedback to detect light power differences down to -90 dBm. The second circuit is implemented twice: for beam positioning in x- and y-direction. The chip was fabricated in a 0.35 μm high-voltage CMOS technology and tested under strong background-light conditions representative for optical wireless communication scenarios.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Theoretical analyses and modeling for nanoelectronics A 66 dB SNDR pipelined split-ADC using class-AB residue amplifier with analog gain correction Suppression of VCO pulling effects using even-harmonic quiet transmitting circuits A 6-bit 10-GS/s 63-mW 4x TI time-domain interpolating flash ADC in 65-nm CMOS A 0.01 mm2 fully-differential 2-stage amplifier with reference-free CMFB using an architecture-switching-scheme for bandwidth variation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1