用于MEMS的部分填充HAR tsv的研究

L. Hofmann, I. Schubert, K. Gottfried, S. Schulz, T. Gessner
{"title":"用于MEMS的部分填充HAR tsv的研究","authors":"L. Hofmann, I. Schubert, K. Gottfried, S. Schulz, T. Gessner","doi":"10.1109/IITC.2013.6615585","DOIUrl":null,"url":null,"abstract":"For considerations of stress reduction HAR-TSVs were only partially filled with copper. A comparison was made to ring shaped TSVs (i.e. copper ring with silicon core). Two approaches regarding the way of TSV implementation (before and after wafer bonding/ thinning, resp.) are discussed, concerning process ability and yield aspects. Electrical measurement yield 11 MΩ for a single TSV and 76 MΩ for a 4-point TSV-chain (incl. RDL).","PeriodicalId":6377,"journal":{"name":"2013 IEEE International Interconnect Technology Conference - IITC","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2013-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Investigations on partially filled HAR tsvs for MEMS applications\",\"authors\":\"L. Hofmann, I. Schubert, K. Gottfried, S. Schulz, T. Gessner\",\"doi\":\"10.1109/IITC.2013.6615585\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"For considerations of stress reduction HAR-TSVs were only partially filled with copper. A comparison was made to ring shaped TSVs (i.e. copper ring with silicon core). Two approaches regarding the way of TSV implementation (before and after wafer bonding/ thinning, resp.) are discussed, concerning process ability and yield aspects. Electrical measurement yield 11 MΩ for a single TSV and 76 MΩ for a 4-point TSV-chain (incl. RDL).\",\"PeriodicalId\":6377,\"journal\":{\"name\":\"2013 IEEE International Interconnect Technology Conference - IITC\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-06-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Interconnect Technology Conference - IITC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IITC.2013.6615585\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Interconnect Technology Conference - IITC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC.2013.6615585","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

出于降低应力的考虑,har - tsv仅部分填充了铜。并与环形tsv(即带硅芯的铜环)进行了比较。从工艺能力和良率两个方面讨论了TSV实现的两种方法(分别是在晶圆键合/减薄之前和之后)。电测量产率11 MΩ为单个TSV和76 MΩ为4点TSV链(包括RDL)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Investigations on partially filled HAR tsvs for MEMS applications
For considerations of stress reduction HAR-TSVs were only partially filled with copper. A comparison was made to ring shaped TSVs (i.e. copper ring with silicon core). Two approaches regarding the way of TSV implementation (before and after wafer bonding/ thinning, resp.) are discussed, concerning process ability and yield aspects. Electrical measurement yield 11 MΩ for a single TSV and 76 MΩ for a 4-point TSV-chain (incl. RDL).
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Early screening method of chip-package interaction for multi-layer Cu/low-k structure using high load indentation test Void nucleation and growth during electromigration in 30 nm wide Cu lines: Impact of different interfaces on failure mode Development of 3D-stacked reconfigurable spin logic chip using via-last backside-via 3D integration technology Extremely non-porous ultra-low-k SiOCH (k=2.3) with sufficient modulus (>10 GPa), high Cu diffusion barrier and high tolerance for integration process formed by large-radius neutral-beam enhanced CVD Origin of large contact resistance in organic field-effect transistors
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1