今天的3D集成挑战从技术工具箱到工业原型

T. Mourier, C. Ribiére, G. Romero, M. Gottardi, N. Allouti, R. Eleouet, A. Roman, T. Magis, S. Minoret, C. Ratin, D. Scevola, E. Dupuy, B. Martin, L. Gabette, D. Marseilhan, T. Enot, M. Pellat, V. Loup, R. Segaud, H. Feldis, A. Charpentier, J. Bally, M. Assous, I. Charbonnier, C. Laviron, P. Coudrain, N. Sillon
{"title":"今天的3D集成挑战从技术工具箱到工业原型","authors":"T. Mourier, C. Ribiére, G. Romero, M. Gottardi, N. Allouti, R. Eleouet, A. Roman, T. Magis, S. Minoret, C. Ratin, D. Scevola, E. Dupuy, B. Martin, L. Gabette, D. Marseilhan, T. Enot, M. Pellat, V. Loup, R. Segaud, H. Feldis, A. Charpentier, J. Bally, M. Assous, I. Charbonnier, C. Laviron, P. Coudrain, N. Sillon","doi":"10.1109/IITC.2013.6615598","DOIUrl":null,"url":null,"abstract":"3D integration, also referred as “More than Moore” approach is considered as the most attractive alternative to “More Moore” concept in order to increase circuit functionalities and performances while keeping reasonable cost of integrated devices. This technology has been widely presented and discussed during last years and is now available on several world wide integration platforms. Major part of the work done in recent years was focused on the three challenges to be overcome to allow manufacturing of 3D technology: design, process integration and tests. This was presented [1] as the availability of a complete toolbox including the design kit definition, the development and maturity increasing of the required process modules such as TSV, Wafer bonding and debonding, back side contact, both side interconnects and the definition of functional and reliability tests. This toolbox is dedicated to the construction of specific process flows and designs depending on the targeted applications. These applications, in the 3D integration world, are very flexible going from the passive and active interposers to memory on logic or logic on logic partitioning as well as stackable processors. Today, the different process modules are at a sufficient maturity state to allow the realization of demonstrators for all types of integration schemes. Depending on the type of integration flow and requested device, challenges to perform this demonstrator can come from the process integration itself but also from the need of specific equipment toolset. Base wafers already containing devices for 3D demonstrator can come from various site and be of different size. The demonstrator can be fully realized from bulk silicon as it is the case for an interposer or the 3D part of the device, only, will have to be developed which will be the case for heterogeneous integration. For this, a new 300 mm pilot line was built in Leti in addition to the 200 mm one and was designed to be compatible with manufacturing lines. These facilities are today allowing the realization of 300 mm 3D demonstrators. Results of these prototypes and the challenges overcome for integration are discussed in this paper.","PeriodicalId":6377,"journal":{"name":"2013 IEEE International Interconnect Technology Conference - IITC","volume":"23 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2013-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"3D Integration challenges today from technological toolbox to industrial prototypes\",\"authors\":\"T. Mourier, C. Ribiére, G. Romero, M. Gottardi, N. Allouti, R. Eleouet, A. Roman, T. Magis, S. Minoret, C. Ratin, D. Scevola, E. Dupuy, B. Martin, L. Gabette, D. Marseilhan, T. Enot, M. Pellat, V. Loup, R. Segaud, H. Feldis, A. Charpentier, J. Bally, M. Assous, I. Charbonnier, C. Laviron, P. Coudrain, N. Sillon\",\"doi\":\"10.1109/IITC.2013.6615598\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"3D integration, also referred as “More than Moore” approach is considered as the most attractive alternative to “More Moore” concept in order to increase circuit functionalities and performances while keeping reasonable cost of integrated devices. This technology has been widely presented and discussed during last years and is now available on several world wide integration platforms. Major part of the work done in recent years was focused on the three challenges to be overcome to allow manufacturing of 3D technology: design, process integration and tests. This was presented [1] as the availability of a complete toolbox including the design kit definition, the development and maturity increasing of the required process modules such as TSV, Wafer bonding and debonding, back side contact, both side interconnects and the definition of functional and reliability tests. This toolbox is dedicated to the construction of specific process flows and designs depending on the targeted applications. These applications, in the 3D integration world, are very flexible going from the passive and active interposers to memory on logic or logic on logic partitioning as well as stackable processors. Today, the different process modules are at a sufficient maturity state to allow the realization of demonstrators for all types of integration schemes. Depending on the type of integration flow and requested device, challenges to perform this demonstrator can come from the process integration itself but also from the need of specific equipment toolset. Base wafers already containing devices for 3D demonstrator can come from various site and be of different size. The demonstrator can be fully realized from bulk silicon as it is the case for an interposer or the 3D part of the device, only, will have to be developed which will be the case for heterogeneous integration. For this, a new 300 mm pilot line was built in Leti in addition to the 200 mm one and was designed to be compatible with manufacturing lines. These facilities are today allowing the realization of 300 mm 3D demonstrators. Results of these prototypes and the challenges overcome for integration are discussed in this paper.\",\"PeriodicalId\":6377,\"journal\":{\"name\":\"2013 IEEE International Interconnect Technology Conference - IITC\",\"volume\":\"23 1\",\"pages\":\"1-3\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-06-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Interconnect Technology Conference - IITC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IITC.2013.6615598\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Interconnect Technology Conference - IITC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC.2013.6615598","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

3D集成,也被称为“More than Moore”方法,被认为是“More Moore”概念的最有吸引力的替代方案,以增加电路功能和性能,同时保持集成器件的合理成本。该技术在过去几年中得到了广泛的介绍和讨论,目前已在几个全球集成平台上可用。近年来所做的主要工作集中在实现3D技术制造需要克服的三个挑战:设计、工艺集成和测试。这被提出[1]作为一个完整工具箱的可用性,包括设计工具包的定义,所需工艺模块的开发和成熟度的提高,如TSV,晶圆键合和去键合,背面接触,两侧互连以及功能和可靠性测试的定义。此工具箱专门用于根据目标应用程序构建特定的流程流和设计。在3D集成领域中,这些应用程序非常灵活,从被动和主动中介器到逻辑上的内存或逻辑上的逻辑分区以及可堆叠处理器。如今,不同的流程模块处于足够成熟的状态,可以为所有类型的集成方案实现演示。根据集成流程的类型和所要求的设备,执行该演示的挑战可能来自流程集成本身,也可能来自特定设备工具集的需求。已经包含3D演示设备的基础晶圆可以来自不同的地点,尺寸也不同。演示器可以完全由大块硅实现,因为它是中间层或设备的3D部分的情况,只有,必须开发,这将是异质集成的情况。为此,除了200毫米的试验生产线外,Leti还新建了一条300毫米的试验生产线,旨在与生产线兼容。这些设施今天允许实现300毫米的3D演示。本文讨论了这些原型的结果以及为集成所克服的挑战。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
3D Integration challenges today from technological toolbox to industrial prototypes
3D integration, also referred as “More than Moore” approach is considered as the most attractive alternative to “More Moore” concept in order to increase circuit functionalities and performances while keeping reasonable cost of integrated devices. This technology has been widely presented and discussed during last years and is now available on several world wide integration platforms. Major part of the work done in recent years was focused on the three challenges to be overcome to allow manufacturing of 3D technology: design, process integration and tests. This was presented [1] as the availability of a complete toolbox including the design kit definition, the development and maturity increasing of the required process modules such as TSV, Wafer bonding and debonding, back side contact, both side interconnects and the definition of functional and reliability tests. This toolbox is dedicated to the construction of specific process flows and designs depending on the targeted applications. These applications, in the 3D integration world, are very flexible going from the passive and active interposers to memory on logic or logic on logic partitioning as well as stackable processors. Today, the different process modules are at a sufficient maturity state to allow the realization of demonstrators for all types of integration schemes. Depending on the type of integration flow and requested device, challenges to perform this demonstrator can come from the process integration itself but also from the need of specific equipment toolset. Base wafers already containing devices for 3D demonstrator can come from various site and be of different size. The demonstrator can be fully realized from bulk silicon as it is the case for an interposer or the 3D part of the device, only, will have to be developed which will be the case for heterogeneous integration. For this, a new 300 mm pilot line was built in Leti in addition to the 200 mm one and was designed to be compatible with manufacturing lines. These facilities are today allowing the realization of 300 mm 3D demonstrators. Results of these prototypes and the challenges overcome for integration are discussed in this paper.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Early screening method of chip-package interaction for multi-layer Cu/low-k structure using high load indentation test Void nucleation and growth during electromigration in 30 nm wide Cu lines: Impact of different interfaces on failure mode Development of 3D-stacked reconfigurable spin logic chip using via-last backside-via 3D integration technology Extremely non-porous ultra-low-k SiOCH (k=2.3) with sufficient modulus (>10 GPa), high Cu diffusion barrier and high tolerance for integration process formed by large-radius neutral-beam enhanced CVD Origin of large contact resistance in organic field-effect transistors
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1