Fei Liu, B. Fletcher, E. Joseph, Yu Zhu, J. Gonsalves, W. Price, G. Fritz, S. Engelmann, A. Pyzyna, Zhen Zhang, C. Cabral, M. Guillorn
{"title":"相减W接触和局部互连协整(CLIC)","authors":"Fei Liu, B. Fletcher, E. Joseph, Yu Zhu, J. Gonsalves, W. Price, G. Fritz, S. Engelmann, A. Pyzyna, Zhen Zhang, C. Cabral, M. Guillorn","doi":"10.1109/IITC.2013.6615550","DOIUrl":null,"url":null,"abstract":"The resistivity of W interconnects deposited by physical vapor deposition (PVD) and chemical vapor deposition (CVD) is studied. The impacts of the deposition process and liner film stacks are explored. The results show acceptable resistivity for local interconnect (LI) applications with a linewidth down to 20nm and a wiring pitch down to 60nm. An integration scheme for combining a CVD W contact and local interconnect is explored as a means of providing a compact wiring solution with minimal impact on process complexity. The wiring concept is validated by integrating the local interconnects with trigate transistors.","PeriodicalId":6377,"journal":{"name":"2013 IEEE International Interconnect Technology Conference - IITC","volume":"2014 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2013-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Subtractive W contact and local interconnect co-integration (CLIC)\",\"authors\":\"Fei Liu, B. Fletcher, E. Joseph, Yu Zhu, J. Gonsalves, W. Price, G. Fritz, S. Engelmann, A. Pyzyna, Zhen Zhang, C. Cabral, M. Guillorn\",\"doi\":\"10.1109/IITC.2013.6615550\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The resistivity of W interconnects deposited by physical vapor deposition (PVD) and chemical vapor deposition (CVD) is studied. The impacts of the deposition process and liner film stacks are explored. The results show acceptable resistivity for local interconnect (LI) applications with a linewidth down to 20nm and a wiring pitch down to 60nm. An integration scheme for combining a CVD W contact and local interconnect is explored as a means of providing a compact wiring solution with minimal impact on process complexity. The wiring concept is validated by integrating the local interconnects with trigate transistors.\",\"PeriodicalId\":6377,\"journal\":{\"name\":\"2013 IEEE International Interconnect Technology Conference - IITC\",\"volume\":\"2014 1\",\"pages\":\"1-3\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-06-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Interconnect Technology Conference - IITC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IITC.2013.6615550\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Interconnect Technology Conference - IITC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC.2013.6615550","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Subtractive W contact and local interconnect co-integration (CLIC)
The resistivity of W interconnects deposited by physical vapor deposition (PVD) and chemical vapor deposition (CVD) is studied. The impacts of the deposition process and liner film stacks are explored. The results show acceptable resistivity for local interconnect (LI) applications with a linewidth down to 20nm and a wiring pitch down to 60nm. An integration scheme for combining a CVD W contact and local interconnect is explored as a means of providing a compact wiring solution with minimal impact on process complexity. The wiring concept is validated by integrating the local interconnects with trigate transistors.