1.4 V电源,宽摆幅,高电流效率的高频CMOS模拟倍增器

J. Ramírez-Angulo, R. Carvajal, J. Martinez-Heredia
{"title":"1.4 V电源,宽摆幅,高电流效率的高频CMOS模拟倍增器","authors":"J. Ramírez-Angulo, R. Carvajal, J. Martinez-Heredia","doi":"10.1109/ISCAS.2000.857489","DOIUrl":null,"url":null,"abstract":"A four quadrant analogue multiplier that operates with a 1.4 V single supply and 0.6 V peak-peak input signals on both inputs is presented. It is based on a new low-voltage class AB differential amplifier with quiescent current control. Current efficiency and random distortion are introduced as quality factors to evaluate the performance of the analog multiplier. The multiplier presented here is characterized by a high current efficiency (50%), high bandwidth (40 MHz) and a high linearity (<1% distortion). Experimental results of a test chip are shown that verify low-voltage, low distortion and wide swing operation. Post layout simulations are presented that verify its wide bandwidth characteristics.","PeriodicalId":6422,"journal":{"name":"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2000-05-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"24","resultStr":"{\"title\":\"1.4 V supply, wide swing, high frequency CMOS analogue multiplier with high current efficiency\",\"authors\":\"J. Ramírez-Angulo, R. Carvajal, J. Martinez-Heredia\",\"doi\":\"10.1109/ISCAS.2000.857489\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A four quadrant analogue multiplier that operates with a 1.4 V single supply and 0.6 V peak-peak input signals on both inputs is presented. It is based on a new low-voltage class AB differential amplifier with quiescent current control. Current efficiency and random distortion are introduced as quality factors to evaluate the performance of the analog multiplier. The multiplier presented here is characterized by a high current efficiency (50%), high bandwidth (40 MHz) and a high linearity (<1% distortion). Experimental results of a test chip are shown that verify low-voltage, low distortion and wide swing operation. Post layout simulations are presented that verify its wide bandwidth characteristics.\",\"PeriodicalId\":6422,\"journal\":{\"name\":\"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-05-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"24\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCAS.2000.857489\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCAS.2000.857489","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 24

摘要

介绍了一种四象限模拟乘法器,该乘法器在1.4 V单电源和0.6 V峰值输入信号下工作。它是基于一种新型的具有静态电流控制的低压AB类差分放大器。引入电流效率和随机失真作为评价模拟乘法器性能的质量因素。本文提出的倍增器具有高电流效率(50%)、高带宽(40 MHz)和高线性度(<1%失真)的特点。实验结果表明,该测试芯片具有低电压、低畸变和宽摆幅的工作特性。通过后布局仿真验证了其宽带特性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
1.4 V supply, wide swing, high frequency CMOS analogue multiplier with high current efficiency
A four quadrant analogue multiplier that operates with a 1.4 V single supply and 0.6 V peak-peak input signals on both inputs is presented. It is based on a new low-voltage class AB differential amplifier with quiescent current control. Current efficiency and random distortion are introduced as quality factors to evaluate the performance of the analog multiplier. The multiplier presented here is characterized by a high current efficiency (50%), high bandwidth (40 MHz) and a high linearity (<1% distortion). Experimental results of a test chip are shown that verify low-voltage, low distortion and wide swing operation. Post layout simulations are presented that verify its wide bandwidth characteristics.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A novel class A CMOS current conveyor Adaptive envelope-constrained filter design Phenomenological model of false lock in the sampling phase-locked loop A novel two-port 6T CMOS SRAM cell structure for low-voltage VLSI SRAM with single-bit-line simultaneous read-and-write access (SBLSRWA) capability Real-time calculus for scheduling hard real-time systems
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1