确定Booth算法的基数,用于优化可编程FIR结构

Li-Hsun Chen, Wei-Lung Liu, O. Chen
{"title":"确定Booth算法的基数,用于优化可编程FIR结构","authors":"Li-Hsun Chen, Wei-Lung Liu, O. Chen","doi":"10.1109/ISCAS.2000.856332","DOIUrl":null,"url":null,"abstract":"The programmable FIR architectures using different radix numbers of the Booth algorithm are explored. Based on the radix-2' Booth algorithm, the modified transposed direct-form FIR architectures with and without programmable dynamic ranges of input data and filter coefficients are formulated. The complexities, throughput rates and complexities per throughput rate of the FIR architecture with and without various programmable dynamic data ranges are analyzed in different radix numbers of the Booth algorithm. According to our analyses: the radix-4 approach would be a good choice to achieve a low hardware complexity. For a high throughput rate, the radix 16 or higher radix number of the Booth algorithm should be considered. But if complexity per throughput rate is important, then the radix-8 and radix-16 approaches may be preferred in the FIR architecture without and with programmable dynamic data ranges: respectively. Therefore, users can apply our results to determine a suitable radix number of the Booth algorithm for designing the optimized FIR architecture with consideration of the chip area, speed, throughput rate, power consumption and so on.","PeriodicalId":6422,"journal":{"name":"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2000-05-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Determination of radix numbers of the Booth algorithm for the optimized programmable FIR architecture\",\"authors\":\"Li-Hsun Chen, Wei-Lung Liu, O. Chen\",\"doi\":\"10.1109/ISCAS.2000.856332\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The programmable FIR architectures using different radix numbers of the Booth algorithm are explored. Based on the radix-2' Booth algorithm, the modified transposed direct-form FIR architectures with and without programmable dynamic ranges of input data and filter coefficients are formulated. The complexities, throughput rates and complexities per throughput rate of the FIR architecture with and without various programmable dynamic data ranges are analyzed in different radix numbers of the Booth algorithm. According to our analyses: the radix-4 approach would be a good choice to achieve a low hardware complexity. For a high throughput rate, the radix 16 or higher radix number of the Booth algorithm should be considered. But if complexity per throughput rate is important, then the radix-8 and radix-16 approaches may be preferred in the FIR architecture without and with programmable dynamic data ranges: respectively. Therefore, users can apply our results to determine a suitable radix number of the Booth algorithm for designing the optimized FIR architecture with consideration of the chip area, speed, throughput rate, power consumption and so on.\",\"PeriodicalId\":6422,\"journal\":{\"name\":\"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-05-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCAS.2000.856332\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCAS.2000.856332","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

探讨了采用Booth算法中不同基数的可编程FIR结构。基于radix-2' Booth算法,提出了带和不带可编程输入数据动态范围和滤波器系数的改进型转置直接形式FIR结构。在Booth算法的不同基数下,分析了具有和不具有各种可编程动态数据范围的FIR架构的复杂性、吞吐率和每吞吐率的复杂性。根据我们的分析:基数-4方法将是实现低硬件复杂性的好选择。为了获得高吞吐量,应考虑Booth算法的基数16或更大的基数。但是,如果每吞吐量率的复杂性很重要,那么在FIR体系结构中,基数8和基数16可能是首选方法,它们分别具有可编程动态数据范围和不具有可编程动态数据范围。因此,用户可以根据我们的结果,在考虑芯片面积、速度、吞吐率、功耗等因素的情况下,确定一个合适的Booth算法基数来设计优化的FIR架构。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Determination of radix numbers of the Booth algorithm for the optimized programmable FIR architecture
The programmable FIR architectures using different radix numbers of the Booth algorithm are explored. Based on the radix-2' Booth algorithm, the modified transposed direct-form FIR architectures with and without programmable dynamic ranges of input data and filter coefficients are formulated. The complexities, throughput rates and complexities per throughput rate of the FIR architecture with and without various programmable dynamic data ranges are analyzed in different radix numbers of the Booth algorithm. According to our analyses: the radix-4 approach would be a good choice to achieve a low hardware complexity. For a high throughput rate, the radix 16 or higher radix number of the Booth algorithm should be considered. But if complexity per throughput rate is important, then the radix-8 and radix-16 approaches may be preferred in the FIR architecture without and with programmable dynamic data ranges: respectively. Therefore, users can apply our results to determine a suitable radix number of the Booth algorithm for designing the optimized FIR architecture with consideration of the chip area, speed, throughput rate, power consumption and so on.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A novel class A CMOS current conveyor Adaptive envelope-constrained filter design Phenomenological model of false lock in the sampling phase-locked loop A novel two-port 6T CMOS SRAM cell structure for low-voltage VLSI SRAM with single-bit-line simultaneous read-and-write access (SBLSRWA) capability Real-time calculus for scheduling hard real-time systems
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1