Yunju Choi, Yoontaek Lee, Seung-Heon Baek, Sung-Joon Lee, Jaeha Kim
{"title":"具有时域可配置模拟块的现场可编程混合信号IC","authors":"Yunju Choi, Yoontaek Lee, Seung-Heon Baek, Sung-Joon Lee, Jaeha Kim","doi":"10.1109/VLSIC.2016.7573510","DOIUrl":null,"url":null,"abstract":"A field-programmable mixed-signal IC for fast-prototyping and low-cost production of mixed-signal system is presented. The IC contains time-domain configurable analog blocks (TCABs) that can be programmed into a time-to-digital converter (TDC), digitally controlled oscillator (DCO), digitally controlled delay element, digital pulse-width modulator (DPWM), or phase interpolator (PI). The prototype IC fabricated in 65-nm CMOS demonstrates its versatile programmability with the successful operations as a 1-GHz PLL with 12.3-psrms integrated jitter, 50-MS/s ADC with 32.5-dB SNDR, and 1.2-to-0.7V DC-DC converter with 95.5% efficiency.","PeriodicalId":6512,"journal":{"name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","volume":"4 1","pages":"1-2"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A field-programmable mixed-signal IC with time-domain configurable analog blocks\",\"authors\":\"Yunju Choi, Yoontaek Lee, Seung-Heon Baek, Sung-Joon Lee, Jaeha Kim\",\"doi\":\"10.1109/VLSIC.2016.7573510\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A field-programmable mixed-signal IC for fast-prototyping and low-cost production of mixed-signal system is presented. The IC contains time-domain configurable analog blocks (TCABs) that can be programmed into a time-to-digital converter (TDC), digitally controlled oscillator (DCO), digitally controlled delay element, digital pulse-width modulator (DPWM), or phase interpolator (PI). The prototype IC fabricated in 65-nm CMOS demonstrates its versatile programmability with the successful operations as a 1-GHz PLL with 12.3-psrms integrated jitter, 50-MS/s ADC with 32.5-dB SNDR, and 1.2-to-0.7V DC-DC converter with 95.5% efficiency.\",\"PeriodicalId\":6512,\"journal\":{\"name\":\"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)\",\"volume\":\"4 1\",\"pages\":\"1-2\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2016.7573510\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2016.7573510","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4
摘要
提出了一种用于混合信号系统快速成型和低成本生产的现场可编程混合信号集成电路。该IC包含时域可配置模拟块(tcab),可将其编程为时间-数字转换器(TDC)、数字控制振荡器(DCO)、数字控制延迟元件、数字脉宽调制器(DPWM)或相位插补器(PI)。该原型IC采用65纳米CMOS制造,具有广泛的可编程性,成功实现了1 ghz锁相环、12.3 psrms集成抖动、50 ms /s ADC、32.5 db SNDR和效率为95.5%的1.2- 0.7 v DC-DC转换器。
A field-programmable mixed-signal IC with time-domain configurable analog blocks
A field-programmable mixed-signal IC for fast-prototyping and low-cost production of mixed-signal system is presented. The IC contains time-domain configurable analog blocks (TCABs) that can be programmed into a time-to-digital converter (TDC), digitally controlled oscillator (DCO), digitally controlled delay element, digital pulse-width modulator (DPWM), or phase interpolator (PI). The prototype IC fabricated in 65-nm CMOS demonstrates its versatile programmability with the successful operations as a 1-GHz PLL with 12.3-psrms integrated jitter, 50-MS/s ADC with 32.5-dB SNDR, and 1.2-to-0.7V DC-DC converter with 95.5% efficiency.