具有时域可配置模拟块的现场可编程混合信号IC

Yunju Choi, Yoontaek Lee, Seung-Heon Baek, Sung-Joon Lee, Jaeha Kim
{"title":"具有时域可配置模拟块的现场可编程混合信号IC","authors":"Yunju Choi, Yoontaek Lee, Seung-Heon Baek, Sung-Joon Lee, Jaeha Kim","doi":"10.1109/VLSIC.2016.7573510","DOIUrl":null,"url":null,"abstract":"A field-programmable mixed-signal IC for fast-prototyping and low-cost production of mixed-signal system is presented. The IC contains time-domain configurable analog blocks (TCABs) that can be programmed into a time-to-digital converter (TDC), digitally controlled oscillator (DCO), digitally controlled delay element, digital pulse-width modulator (DPWM), or phase interpolator (PI). The prototype IC fabricated in 65-nm CMOS demonstrates its versatile programmability with the successful operations as a 1-GHz PLL with 12.3-psrms integrated jitter, 50-MS/s ADC with 32.5-dB SNDR, and 1.2-to-0.7V DC-DC converter with 95.5% efficiency.","PeriodicalId":6512,"journal":{"name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","volume":"4 1","pages":"1-2"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A field-programmable mixed-signal IC with time-domain configurable analog blocks\",\"authors\":\"Yunju Choi, Yoontaek Lee, Seung-Heon Baek, Sung-Joon Lee, Jaeha Kim\",\"doi\":\"10.1109/VLSIC.2016.7573510\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A field-programmable mixed-signal IC for fast-prototyping and low-cost production of mixed-signal system is presented. The IC contains time-domain configurable analog blocks (TCABs) that can be programmed into a time-to-digital converter (TDC), digitally controlled oscillator (DCO), digitally controlled delay element, digital pulse-width modulator (DPWM), or phase interpolator (PI). The prototype IC fabricated in 65-nm CMOS demonstrates its versatile programmability with the successful operations as a 1-GHz PLL with 12.3-psrms integrated jitter, 50-MS/s ADC with 32.5-dB SNDR, and 1.2-to-0.7V DC-DC converter with 95.5% efficiency.\",\"PeriodicalId\":6512,\"journal\":{\"name\":\"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)\",\"volume\":\"4 1\",\"pages\":\"1-2\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2016.7573510\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2016.7573510","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

提出了一种用于混合信号系统快速成型和低成本生产的现场可编程混合信号集成电路。该IC包含时域可配置模拟块(tcab),可将其编程为时间-数字转换器(TDC)、数字控制振荡器(DCO)、数字控制延迟元件、数字脉宽调制器(DPWM)或相位插补器(PI)。该原型IC采用65纳米CMOS制造,具有广泛的可编程性,成功实现了1 ghz锁相环、12.3 psrms集成抖动、50 ms /s ADC、32.5 db SNDR和效率为95.5%的1.2- 0.7 v DC-DC转换器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A field-programmable mixed-signal IC with time-domain configurable analog blocks
A field-programmable mixed-signal IC for fast-prototyping and low-cost production of mixed-signal system is presented. The IC contains time-domain configurable analog blocks (TCABs) that can be programmed into a time-to-digital converter (TDC), digitally controlled oscillator (DCO), digitally controlled delay element, digital pulse-width modulator (DPWM), or phase interpolator (PI). The prototype IC fabricated in 65-nm CMOS demonstrates its versatile programmability with the successful operations as a 1-GHz PLL with 12.3-psrms integrated jitter, 50-MS/s ADC with 32.5-dB SNDR, and 1.2-to-0.7V DC-DC converter with 95.5% efficiency.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A chopping switched-capacitor RF receiver with integrated blocker detection, +31dBm OB-IIP3, and +15dBm OB-B1dB A wireless power transfer system with enhanced response and efficiency by fully-integrated fast-tracking wireless constant-idle-time control for implants Adaptive clocking with dynamic power gating for mitigating energy efficiency & performance impacts of fast voltage droop in a 22nm graphics execution core A high-density CMOS multi-modality joint sensor/stimulator array with 1024 pixels for holistic real-time cellular characterization A microelectrode array with 8,640 electrodes enabling simultaneous full-frame readout at 6.5 kfps and 112-channel switch-matrix readout at 20 kS/s
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1