30-ns恢复时间,11.5 nc输入电荷范围,16通道读出ASIC用于PET应用

Hesong Xu, M. Perenzoni, N. Massari, A. Gola, A. Ferri, D. Stoppa
{"title":"30-ns恢复时间,11.5 nc输入电荷范围,16通道读出ASIC用于PET应用","authors":"Hesong Xu, M. Perenzoni, N. Massari, A. Gola, A. Ferri, D. Stoppa","doi":"10.1109/ESSCIRC.2015.7313902","DOIUrl":null,"url":null,"abstract":"This paper presents a read-out chip for Silicon Photomultipliers (SiPMs) targeting Positron Emission Tomography (PET) application. The ASIC contains 16 channels, each consisting of a current buffer, a charge sensitive amplifier, a digital validation block, a 10-bit ADC and a 12-bit TDC with 45-ps resolution. The ASIC was realized in a 0.15μm CMOS technology, and has a size of 2.8×2.2 mm2. The high input charge range (11.5nC) was designed for a wide range of SiPM cell gain and size, from 15μm to 50μm, and for a maximum input current of 20mA per channel. The proposed double-trigger event validation allows setting the triggering threshold at a very low level, for optimal photon arrival time statistics in the scintillation light readout. Also the recovery time in each channel is reduced down to 30ns. Characterization results with a 511keV gamma source show an energy resolution of 11.2% with 3×3mm2 SiPMs coupled to 3×3×5mm3 LYSO scintillator and coincidence timing resolution of 663ps.","PeriodicalId":11845,"journal":{"name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2015-11-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A 30-ns recovery time, 11.5-nC input charge range, 16-channel read-out ASIC for PET application\",\"authors\":\"Hesong Xu, M. Perenzoni, N. Massari, A. Gola, A. Ferri, D. Stoppa\",\"doi\":\"10.1109/ESSCIRC.2015.7313902\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a read-out chip for Silicon Photomultipliers (SiPMs) targeting Positron Emission Tomography (PET) application. The ASIC contains 16 channels, each consisting of a current buffer, a charge sensitive amplifier, a digital validation block, a 10-bit ADC and a 12-bit TDC with 45-ps resolution. The ASIC was realized in a 0.15μm CMOS technology, and has a size of 2.8×2.2 mm2. The high input charge range (11.5nC) was designed for a wide range of SiPM cell gain and size, from 15μm to 50μm, and for a maximum input current of 20mA per channel. The proposed double-trigger event validation allows setting the triggering threshold at a very low level, for optimal photon arrival time statistics in the scintillation light readout. Also the recovery time in each channel is reduced down to 30ns. Characterization results with a 511keV gamma source show an energy resolution of 11.2% with 3×3mm2 SiPMs coupled to 3×3×5mm3 LYSO scintillator and coincidence timing resolution of 663ps.\",\"PeriodicalId\":11845,\"journal\":{\"name\":\"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-11-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2015.7313902\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2015.7313902","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

本文介绍了一种用于硅光电倍增管(SiPMs)的读出芯片,用于正电子发射层析成像(PET)。ASIC包含16个通道,每个通道由一个电流缓冲器、一个电荷敏感放大器、一个数字验证块、一个10位ADC和一个12位TDC组成,分辨率为45ps。ASIC采用0.15μm CMOS技术实现,尺寸为2.8×2.2 mm2。高输入电荷范围(11.5nC)设计用于宽范围的SiPM电池增益和尺寸,从15μm到50μm,每个通道的最大输入电流为20mA。所提出的双触发事件验证允许将触发阈值设置在非常低的水平,以便在闪烁光读出中获得最佳的光子到达时间统计。此外,恢复时间在每个通道减少到30ns。在511keV的伽马源下,3×3mm2 SiPMs与3×3×5mm3 LYSO闪烁体耦合的能量分辨率为11.2%,符合时间分辨率为663ps。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 30-ns recovery time, 11.5-nC input charge range, 16-channel read-out ASIC for PET application
This paper presents a read-out chip for Silicon Photomultipliers (SiPMs) targeting Positron Emission Tomography (PET) application. The ASIC contains 16 channels, each consisting of a current buffer, a charge sensitive amplifier, a digital validation block, a 10-bit ADC and a 12-bit TDC with 45-ps resolution. The ASIC was realized in a 0.15μm CMOS technology, and has a size of 2.8×2.2 mm2. The high input charge range (11.5nC) was designed for a wide range of SiPM cell gain and size, from 15μm to 50μm, and for a maximum input current of 20mA per channel. The proposed double-trigger event validation allows setting the triggering threshold at a very low level, for optimal photon arrival time statistics in the scintillation light readout. Also the recovery time in each channel is reduced down to 30ns. Characterization results with a 511keV gamma source show an energy resolution of 11.2% with 3×3mm2 SiPMs coupled to 3×3×5mm3 LYSO scintillator and coincidence timing resolution of 663ps.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Theoretical analyses and modeling for nanoelectronics A 66 dB SNDR pipelined split-ADC using class-AB residue amplifier with analog gain correction Suppression of VCO pulling effects using even-harmonic quiet transmitting circuits A 6-bit 10-GS/s 63-mW 4x TI time-domain interpolating flash ADC in 65-nm CMOS A 0.01 mm2 fully-differential 2-stage amplifier with reference-free CMFB using an architecture-switching-scheme for bandwidth variation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1