Power-efficient implementation of turbo decoder in SDR system

IEEE International SOC Conference, 2004. Proceedings. Pub Date : 2004-11-30 DOI:10.1109/SOCC.2004.1362372

B. Kang, N. Vijaykrishnan, M. J. Irwin, T. Theocharides

引用次数: 8

Abstract

Turbo coding is widely used in wireless communication. Efficient implementation of turbo codes has significant impact on the power efficiency of mobile systems. Especially, as the need for software defined radio (SDR) system is growing, the appropriate selection of DSP processors becomes an important design issue. In this work, we show that using a processor that operates using the logarithmic number system is more power efficient for executing the turbo codes than traditional fixed point and floating point processors. Further, we modify the Logarithmic Number System (LNS) processor to support less accurate addition to reduce power consumed by max*, an important operation performed during turbo decoding. Our simulation shows that this optimization reduces the power consumption of turbo coding by 27.6% with negligible impact on the signal to noise ratio.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

SDR系统中turbo译码器的节能实现

Turbo编码在无线通信中有着广泛的应用。turbo码的有效实现对移动系统的功率效率有重要影响。特别是随着软件无线电(SDR)系统需求的增长，DSP处理器的合理选择成为一个重要的设计问题。在这项工作中，我们证明了使用使用对数系统的处理器比传统的定点和浮点处理器在执行turbo代码时更节能。此外，我们修改了对数系统(LNS)处理器以支持不太精确的加法，以减少max*的功耗，max*是turbo解码过程中执行的一个重要操作。我们的仿真表明，这种优化使turbo编码的功耗降低了27.6%，对信噪比的影响可以忽略不计。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

IEEE International SOC Conference, 2004. Proceedings.

自引率

0.00%

发文量

期刊最新文献

Power-efficient implementation of turbo decoder in SDR system Clock tree tuning using shortest paths polygon An efficient reformulation based architecture for adaptive forward error correction decoding in wireless applications A high-speed power and resolution adaptive flash analog-to-digital converter Leakage aware SER reduction technique for UDSM logic circuits