A 2×25Gb/s 20mW serializing transmitter with 2.5:1 multiplexers in 40nm technology

Bo-Jing Lin, W. Chang, Tai-Cheng Lee
{"title":"A 2×25Gb/s 20mW serializing transmitter with 2.5:1 multiplexers in 40nm technology","authors":"Bo-Jing Lin, W. Chang, Tai-Cheng Lee","doi":"10.1109/VLSI-DAT.2016.7482532","DOIUrl":null,"url":null,"abstract":"A low-power serializing transmitter is proposed by using a 2.5:1 multiplexer. Owing to its fractional multiplexing operation, only a single clock is needed to simplify the clock generator design as well as hardware cost. Fabricated in a 40 nm CMOS technology, the transmitter can generate 2-channel 25-Gbps signals. The transmitter consumes only 24 mW from a 0.9-V power supply.","PeriodicalId":380961,"journal":{"name":"2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"93 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-DAT.2016.7482532","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A low-power serializing transmitter is proposed by using a 2.5:1 multiplexer. Owing to its fractional multiplexing operation, only a single clock is needed to simplify the clock generator design as well as hardware cost. Fabricated in a 40 nm CMOS technology, the transmitter can generate 2-channel 25-Gbps signals. The transmitter consumes only 24 mW from a 0.9-V power supply.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一款2×25Gb/s 20mW串行发射机,采用2.5:1 40nm多路复用技术
提出了一种采用2.5:1多路复用器的低功耗串行发射机。由于其分式多路复用操作,因此只需要一个时钟,从而简化了时钟发生器的设计,降低了硬件成本。该发射器采用40纳米CMOS技术制造,可产生2通道25 gbps信号。发射机仅消耗24兆瓦的0.9 v电源。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 2×25Gb/s 20mW serializing transmitter with 2.5:1 multiplexers in 40nm technology A Test-per-cycle BIST architecture with low area overhead and no storage requirement Electrical/thermal co-design and co-simulation, from chip, package, board to system DAC linearity improvement algorithm with unit cell sorting based on magic square A multi-axis readout circuit using in female ovulation monitoring platform
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1