A low noise amplifier with coupled matching structure for V-band applications

Yen-Chung Chiang, Yu-Chin Lin
{"title":"A low noise amplifier with coupled matching structure for V-band applications","authors":"Yen-Chung Chiang, Yu-Chin Lin","doi":"10.1109/RFIT.2015.7377911","DOIUrl":null,"url":null,"abstract":"In this paper, a three-stage low-noise amplifier (LNA) designed for V-band applications is presented. Each stage of the proposed LNA is the common-source topology with inductive degeneration for minimizing the noise figure (NF). The inductors at the gate and source terminals form a coupling structure which extends the bandwidth with a low NF level. This proposed LNA is implemented in the 90-nm CMOS process technology, which achieves a peak gain of 16.48 dB, a minimum NF of 4.5 dB, and an input PidB of -18.7 dBm. The proposed LNA consumes 17.47 mW power from a 1.2-V voltage supply.","PeriodicalId":422369,"journal":{"name":"2015 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIT.2015.7377911","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

In this paper, a three-stage low-noise amplifier (LNA) designed for V-band applications is presented. Each stage of the proposed LNA is the common-source topology with inductive degeneration for minimizing the noise figure (NF). The inductors at the gate and source terminals form a coupling structure which extends the bandwidth with a low NF level. This proposed LNA is implemented in the 90-nm CMOS process technology, which achieves a peak gain of 16.48 dB, a minimum NF of 4.5 dB, and an input PidB of -18.7 dBm. The proposed LNA consumes 17.47 mW power from a 1.2-V voltage supply.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有耦合匹配结构的v波段低噪声放大器
本文介绍了一种专为v波段应用而设计的三级低噪声放大器。所提出的LNA的每个阶段都是具有最小化噪声系数(NF)的电感退化的共源拓扑结构。栅极和源端电感形成耦合结构,以低NF电平扩展带宽。该LNA采用90纳米CMOS工艺技术实现,峰值增益为16.48 dB,最小NF为4.5 dB,输入PidB为-18.7 dBm。该LNA的功耗为17.47 mW,电源电压为1.2 v。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
High-speed III-V devices for millimeter-wave receiver applications (Invited) A low-power high-Q matching LNA with small-size matching calibration circuit for low power receiver A low noise amplifier with coupled matching structure for V-band applications Cryogenic low noise amplifier for phased array antenna A 76–81 GHz high efficiency power amplifier for phased array automotive radar applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1