Method to evaluate cable discharge event (CDE) reliability of integrated circuits in CMOS technology

Tai-Xiang Lai, M. Ker
{"title":"Method to evaluate cable discharge event (CDE) reliability of integrated circuits in CMOS technology","authors":"Tai-Xiang Lai, M. Ker","doi":"10.1109/ISQED.2006.85","DOIUrl":null,"url":null,"abstract":"Cable discharge event (CDE) has been the main cause which damages the Ethernet interface in field applications. The transmission line pulsing (TLP) system has been the most popular method to observe electric characteristics of the device under human-body-model (HEM) electrostatic discharge (ESD) stress. In this work, the long-pulse transmission line pulsing (LP-TLP) system is proposed to simulate CDE reliability of the Ethernet integrated circuits, and the results are compared with the conventional 100-ns TLP system. The experimental results have shown that the CDE robustness of NMOS device in a 0.25-mum CMOS technology is worse than its HBMESD robustness","PeriodicalId":138839,"journal":{"name":"7th International Symposium on Quality Electronic Design (ISQED'06)","volume":"79 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-03-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"7th International Symposium on Quality Electronic Design (ISQED'06)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2006.85","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

Cable discharge event (CDE) has been the main cause which damages the Ethernet interface in field applications. The transmission line pulsing (TLP) system has been the most popular method to observe electric characteristics of the device under human-body-model (HEM) electrostatic discharge (ESD) stress. In this work, the long-pulse transmission line pulsing (LP-TLP) system is proposed to simulate CDE reliability of the Ethernet integrated circuits, and the results are compared with the conventional 100-ns TLP system. The experimental results have shown that the CDE robustness of NMOS device in a 0.25-mum CMOS technology is worse than its HBMESD robustness
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
CMOS技术中集成电路电缆放电事件(CDE)可靠性评估方法
电缆放电事件(CDE)是现场应用中造成以太网接口损坏的主要原因。传输线脉冲(TLP)系统已成为观察人体模型(HEM)静电放电(ESD)应力下器件电特性的最常用方法。本文提出了长脉冲传输线脉冲(LP-TLP)系统来模拟以太网集成电路的CDE可靠性,并与传统的100-ns TLP系统进行了比较。实验结果表明,采用0.25 μ m CMOS技术的NMOS器件的CDE鲁棒性比HBMESD鲁棒性差
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A DFM methodology to evaluate the impact of lithography conditions on the speed of critical paths in a VLSI circuit Power-aware test pattern generation for improved concurrency at the core level Compact reduced order modeling for multiple-port interconnects Method to evaluate cable discharge event (CDE) reliability of integrated circuits in CMOS technology Minimizing ohmic loss in future processor IR events
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1