A study of isolation test on FullPAK device

S. Y. Gan, Lokman Alias, W. Ng
{"title":"A study of isolation test on FullPAK device","authors":"S. Y. Gan, Lokman Alias, W. Ng","doi":"10.1109/IPFA.2014.6898148","DOIUrl":null,"url":null,"abstract":"The isolation test condition and the root cause of isolation failures are always the main concerns of the manufacturers and customers. Several of studies have been carried out to evaluate the optimize settings so that the device meets the required quality standard. The company is benefited from the isolation test activity which is also known as Dielectric Withstand Voltage test or Isolation Test, to enable the screening of the mold compound rejects electrically. The test is used to verify the insulation of the mold compound whether it is sufficient enough or not to protect the user from electric shock by measuring and checking the mold compound compactness so that any reject which lead to mold voids can be filtered out. `Mold voids' is actually referring to the air pockets trap within the mold compound itself which is generated from the incompactness of mold process. This is where failure analysis comes in to reveal the underlying root cause failure of the package insulation. Different kinds of method have been used here, for example, X-ray, SAM (Scanning Acoustic Microscopy), SEM (Scanning Electron Microscopy), electrical test verifications, cross section and etcetera.","PeriodicalId":409316,"journal":{"name":"Proceedings of the 21th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-09-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 21th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.2014.6898148","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The isolation test condition and the root cause of isolation failures are always the main concerns of the manufacturers and customers. Several of studies have been carried out to evaluate the optimize settings so that the device meets the required quality standard. The company is benefited from the isolation test activity which is also known as Dielectric Withstand Voltage test or Isolation Test, to enable the screening of the mold compound rejects electrically. The test is used to verify the insulation of the mold compound whether it is sufficient enough or not to protect the user from electric shock by measuring and checking the mold compound compactness so that any reject which lead to mold voids can be filtered out. `Mold voids' is actually referring to the air pockets trap within the mold compound itself which is generated from the incompactness of mold process. This is where failure analysis comes in to reveal the underlying root cause failure of the package insulation. Different kinds of method have been used here, for example, X-ray, SAM (Scanning Acoustic Microscopy), SEM (Scanning Electron Microscopy), electrical test verifications, cross section and etcetera.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
FullPAK器件的隔离试验研究
隔离试验条件和隔离失效的根本原因一直是生产厂家和用户关心的主要问题。已经进行了几项研究,以评估优化设置,使设备符合所要求的质量标准。该公司受益于隔离测试活动,也称为介电耐压测试或隔离测试,以筛选模具化合物废渣。该测试是通过测量和检查模具混合物的密实度来验证模具混合物的绝缘是否足以保护用户免受电击,从而过滤掉任何导致模具空洞的废品。“模具空洞”实际上是指模具内部的气穴陷阱本身,这是由模具过程的不紧密产生的。这就是故障分析的作用,它揭示了包装绝缘失效的根本原因。不同种类的方法已经在这里使用,例如,x射线,SAM(扫描声学显微镜),SEM(扫描电子显微镜),电气测试验证,截面等。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
On-chip device and circuit diagnostics on advanced technology nodes by nanoprobing Study and mechanism of static scanning laser fault isolation on embed SRAM function fail Detailed package failure analysis on short failures after high temperature storage Hot carrier injection on back biasing double-gate FinFET with 10 and 25-nm fin width Gate oxide rupture localization by photon emission microscopy with the combination of Lock-in IR-OBIRCH
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1