A. Siligaris, P. Courouve, G. Waltener, A. Hamani, C. Dehos, J. González-Jiménez
{"title":"A 42.24 Gb/s Channel Bonding Up-Converter with integrated multi-LO generation in 45nm CMOS","authors":"A. Siligaris, P. Courouve, G. Waltener, A. Hamani, C. Dehos, J. González-Jiménez","doi":"10.1109/SiRF56960.2023.10046233","DOIUrl":null,"url":null,"abstract":"This paper presents an energy-efficient wideband Vband channel-bonding up-converter. The circuit, fabricated in 45nm CMOS RFSOI technology is composed of four lanes and an output hybrid combiner based on differential coupled lines. The circuit has four I and Q inputs and each one gets up-converted to a different channel at V-band at the output. The four required LO frequencies (58.32, 60.48, 62.64 and 64.48 GHz) are generated onchip using high integer number frequency multiplication from a common reference input at2.16 GHz that sets the channel spacing. Four-channel 64-QAM modulation is demonstrated with a total data rate of 42.24 Gb/s and 9.9 pJ/b of energy efficiency.","PeriodicalId":354948,"journal":{"name":"2023 IEEE 23rd Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-01-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE 23rd Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SiRF56960.2023.10046233","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
This paper presents an energy-efficient wideband Vband channel-bonding up-converter. The circuit, fabricated in 45nm CMOS RFSOI technology is composed of four lanes and an output hybrid combiner based on differential coupled lines. The circuit has four I and Q inputs and each one gets up-converted to a different channel at V-band at the output. The four required LO frequencies (58.32, 60.48, 62.64 and 64.48 GHz) are generated onchip using high integer number frequency multiplication from a common reference input at2.16 GHz that sets the channel spacing. Four-channel 64-QAM modulation is demonstrated with a total data rate of 42.24 Gb/s and 9.9 pJ/b of energy efficiency.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
