Final polish for SOI wafers-surface roughness and TTV degradation

G. Pfeiffer, S. Fetheroff, S. S. Iyer
{"title":"Final polish for SOI wafers-surface roughness and TTV degradation","authors":"G. Pfeiffer, S. Fetheroff, S. S. Iyer","doi":"10.1109/SOI.1995.526515","DOIUrl":null,"url":null,"abstract":"We have demonstrated a manufacturable final CMP based process to recover the roughness of as-prepared SOI wafers. The roughness achievable is comparable to prime Si bulk wafers and in keeping with Si wafer requirements for ULSI. Concomitant to the process is some TTV degradation. Our process has been tuned to minimize this degradation and to keep it consistent with CMOS/SOI requirements on TTV.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1995 IEEE International SOI Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.1995.526515","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

We have demonstrated a manufacturable final CMP based process to recover the roughness of as-prepared SOI wafers. The roughness achievable is comparable to prime Si bulk wafers and in keeping with Si wafer requirements for ULSI. Concomitant to the process is some TTV degradation. Our process has been tuned to minimize this degradation and to keep it consistent with CMOS/SOI requirements on TTV.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
SOI晶圆的最后抛光-表面粗糙度和TTV退化
我们已经展示了一种可制造的基于CMP的最终工艺,以恢复制备的SOI晶圆的粗糙度。可实现的粗糙度与基本硅块晶圆相当,并符合ULSI的硅晶圆要求。伴随这个过程的是一些电视质量的下降。我们的工艺已经调整到最小化这种退化,并保持其与CMOS/SOI对TTV的要求一致。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Analytical threshold voltage model for short channel n/sup +/-p/sup +/ double-gate SOI MOSFETs Front and back gate interface-trap generation due to hot carrier stress in fully depleted SOI/MOSFETs SOI material characterization using optical second harmonic generation Minimum parasitic resistance for ultra-thin SOI MOSFET with high-permittivity gate insulator performed by lateral contact structure Transient effects in floating body SOI NMOSFETs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1