Device design considerations for ultra-thin body non-hysteretic negative capacitance FETs

C. Yeung, A. Khan, S. Salahuddin, C. Hu
{"title":"Device design considerations for ultra-thin body non-hysteretic negative capacitance FETs","authors":"C. Yeung, A. Khan, S. Salahuddin, C. Hu","doi":"10.1109/E3S.2013.6705876","DOIUrl":null,"url":null,"abstract":"We present a simulation-based analysis of device design for ultra-thin body non-hysteretic Negative-Capacitance-FET (NCFET). Subthreshold swing dependencies on the relationship between the negative capacitance (from ferroelectric) and the positive capacitance (from the underlying MOSFET) are illustrated. To achieve less than 60mV/decade swing and hysteresis free operation, the negative capacitance needs to be smaller than the gate oxide capacitance, and be larger than the total underlying MOSFET capacitance within the operating voltage.","PeriodicalId":231837,"journal":{"name":"2013 Third Berkeley Symposium on Energy Efficient Electronic Systems (E3S)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"27","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 Third Berkeley Symposium on Energy Efficient Electronic Systems (E3S)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/E3S.2013.6705876","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 27

Abstract

We present a simulation-based analysis of device design for ultra-thin body non-hysteretic Negative-Capacitance-FET (NCFET). Subthreshold swing dependencies on the relationship between the negative capacitance (from ferroelectric) and the positive capacitance (from the underlying MOSFET) are illustrated. To achieve less than 60mV/decade swing and hysteresis free operation, the negative capacitance needs to be smaller than the gate oxide capacitance, and be larger than the total underlying MOSFET capacitance within the operating voltage.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
超薄体非迟滞负电容场效应管的器件设计考虑
我们提出了一种基于仿真的超薄体非滞后负电容场效应管(NCFET)器件设计分析。亚阈值摆幅依赖于负电容(来自铁电)和正电容(来自底层MOSFET)之间的关系。为了实现小于60mV/ 10的摆幅和无迟滞的工作,负电容需要小于栅极氧化物电容,并且在工作电压范围内大于MOSFET的总底层电容。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Device design considerations for ultra-thin body non-hysteretic negative capacitance FETs Ultra-Low power neuromorphic computing with spin-torque devices Power-efficient server utilization in compute clouds Energy transparency from hardware to software Prospects for high-aspect-ratio FinFETs in low-power logic
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1