Per-flow state management technique for high-speed networks

2015 28th IEEE International System-on-Chip Conference (SOCC) Pub Date : 2015-09-08 DOI:10.1109/SOCC.2015.7406911

Xin Yang, S. Sezer

引用次数: 0

Abstract

Flow processing is a fundamental element of stateful traffic classification and it has been recognized as an essential factor for delivering today's application-aware network operations and security services. The basic function within a flow processing engine is to search and maintain a flow table, create new flow entries if no entry matches and associate each entry with flow states and actions for future queries. Network state information on a per-flow basis must be managed in an efficient way to enable Ethernet frame transmissions at 40 Gbit/s (Gbps) and 100 Gbps in the near future. This paper presents a hardware solution of flow state management for implementing large-scale flow tables on popular computer memories using DDR3 SDRAMs. Working with a dedicated flow lookup table at over 90 million lookups per second, the proposed system is able to manage 512-bit state information at run time.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

高速网络的逐流状态管理技术

流处理是状态流分类的基本元素，它已被认为是交付当今应用感知网络操作和安全服务的基本因素。流处理引擎的基本功能是搜索和维护流表，如果没有匹配的流条目，则创建新的流条目，并将每个条目与流状态和操作关联起来，以便将来查询。为了在不久的将来实现40gbps和100gbps的以太网帧传输，必须对每流的网络状态信息进行有效的管理。本文提出了一种流状态管理的硬件解决方案，用于在流行的计算机存储器上使用DDR3 sdram实现大规模流表。该系统使用专用流查找表，每秒查找次数超过9000万次，能够在运行时管理512位状态信息。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2015 28th IEEE International System-on-Chip Conference (SOCC)

自引率

0.00%

发文量

期刊最新文献

Per-flow state management technique for high-speed networks A 5-b 1-GS/s 2.7-mW binary-search ADC in 90nm digital CMOS Low-latency power-efficient adaptive router design for network-on-chip A multi-level collaboration low-power design based on embedded system A high speed and low power content-addressable memory(CAM) using pipelined scheme