A 13-bit, 160 kHz sigma-delta A/D converter for ISDN

S.R. Norsworthy, I. Post
{"title":"A 13-bit, 160 kHz sigma-delta A/D converter for ISDN","authors":"S.R. Norsworthy, I. Post","doi":"10.1109/CICC.1988.20907","DOIUrl":null,"url":null,"abstract":"A sigma-delta A/D (analog-to-digital) converter which achieves 81 dB of resolution and 86 dB of linearity and produces output samples at 160 kHz is described. This level of performance is about 10 dB higher than previously reported results for oversampled A/D converters in this frequency range. This device is for the ISDN U-interface. The analog part of the circuit is implemented in a 1.75- mu m 5-V CMOS process, occupies 2 mm/sup 2/ of silicon area, and consumes 75 mW of power.<<ETX>>","PeriodicalId":313270,"journal":{"name":"Proceedings of the IEEE 1988 Custom Integrated Circuits Conference","volume":"947 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1988-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 1988 Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1988.20907","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

A sigma-delta A/D (analog-to-digital) converter which achieves 81 dB of resolution and 86 dB of linearity and produces output samples at 160 kHz is described. This level of performance is about 10 dB higher than previously reported results for oversampled A/D converters in this frequency range. This device is for the ISDN U-interface. The analog part of the circuit is implemented in a 1.75- mu m 5-V CMOS process, occupies 2 mm/sup 2/ of silicon area, and consumes 75 mW of power.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于ISDN的13位,160 kHz σ - δ A/D转换器
描述了一种分辨率为81 dB、线性度为86 dB、输出采样频率为160 kHz的σ - δ A/D(模数)转换器。在此频率范围内,此性能水平比先前报道的过采样A/D转换器的结果高出约10 dB。本设备用于ISDN u接口。电路的模拟部分采用1.75 μ m的5-V CMOS工艺实现,占用2 mm/sup /硅面积,功耗为75 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Multichannel data acquisition system with on-chip digital signal processing Physical assembly for analog compilation of high voltage ICs An 8-bit microcomputer with analog subsystems for implantable biomedical applications An efficient method for custom integrated circuit global routing A mixed-mode analog-digital simulation methodology for full custom designs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1