A Tunable Inverter-Based, Low-Voltage OTA for Continuous-Time ΣΔ ADC

2015 28th IEEE International System-on-Chip Conference (SOCC) Pub Date : 2015-09-01 DOI:10.1109/SOCC.2015.7406916

I. Mostafa, A. Ismail

引用次数: 0

Abstract

Inverter-based implementation of operational-transconductance amplifiers (OTAs) is an attractive approach for low-voltage realization of analog sub-systems. However, the high sensitivity of inverter-like amplifiers performance to process and temperature variations limits the achievable performance of the whole system, across process and temperature corners. In this paper, a tuning technique is proposed to maintain inverter-based amplifier performance across process and temperature corners without requiring additional voltage headroom than that required by the inverter circuit. The introduced technique is used to implement a third order continuous-time (CT) ΣΔ analog-to-digital converter (ADC). A 74 dB signal-to-noise and distortion ratio (SNDR) is achieved, for a signal bandwidth of 64 kHz at a sampling frequency of 6.4 MHz, while consuming 400 μA from 0.8 V, supply, in 65 nm CMOS technology.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

基于可调谐逆变器的低压OTA用于连续时间ΣΔ ADC

基于逆变器的操作跨导放大器(OTAs)是模拟子系统低压实现的一种有吸引力的方法。然而，类逆变器放大器性能对工艺和温度变化的高灵敏度限制了整个系统跨工艺和温度拐角的可实现性能。在本文中，提出了一种调谐技术，以保持基于逆变器的放大器在工艺和温度拐角的性能，而不需要比逆变器电路所需的额外电压净空。所介绍的技术用于实现三阶连续时间(CT) ΣΔ模数转换器(ADC)。在65nm CMOS技术下，采样频率为6.4 MHz，信号带宽为64 kHz，功耗为400 μA，信噪比(SNDR)为74 dB。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2015 28th IEEE International System-on-Chip Conference (SOCC)

自引率

0.00%

发文量

期刊最新文献

Per-flow state management technique for high-speed networks A 5-b 1-GS/s 2.7-mW binary-search ADC in 90nm digital CMOS Low-latency power-efficient adaptive router design for network-on-chip A multi-level collaboration low-power design based on embedded system A high speed and low power content-addressable memory(CAM) using pipelined scheme