InP HBT self-aligned technology for 40 Gbit/s ICs: fabrication and CAD geometric model

S. Blayac, M. Riet, J. Benchimol, M. Abboun, F. Aniel, P. Berdaguer, A.M. Duchenois, A. Konczykowska, J. Godin
{"title":"InP HBT self-aligned technology for 40 Gbit/s ICs: fabrication and CAD geometric model","authors":"S. Blayac, M. Riet, J. Benchimol, M. Abboun, F. Aniel, P. Berdaguer, A.M. Duchenois, A. Konczykowska, J. Godin","doi":"10.1109/ICIPRM.1999.773738","DOIUrl":null,"url":null,"abstract":"InP/InGaAs DHBT technology for 40 Gb/s ICs is first presented. For these circuit applications, a sufficient breakdown voltage (>5 V), a static gain around 50, cutoff frequencies (f/sub T/) and maximum oscillation frequencies (f/sub max/) greater than 100 GHz are needed. High performance InP/InGaAs DHBT grown by chemical beam epitaxy (CBE) are reported with 125 GHz f/sub T/, 128 GHz f/sub max/ and a gain of 50 at a current density of 1/spl times/10/sup 5/ A/cm/sup 2/. Devices geometry optimisation is performed using a geometric model based on a set of analytical equations. This tool allows not only technological optimisation but also function-adapted individual sizing of the devices in the circuits.","PeriodicalId":213868,"journal":{"name":"Conference Proceedings. Eleventh International Conference on Indium Phosphide and Related Materials (IPRM'99) (Cat. No.99CH36362)","volume":"2004 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Conference Proceedings. Eleventh International Conference on Indium Phosphide and Related Materials (IPRM'99) (Cat. No.99CH36362)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIPRM.1999.773738","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

InP/InGaAs DHBT technology for 40 Gb/s ICs is first presented. For these circuit applications, a sufficient breakdown voltage (>5 V), a static gain around 50, cutoff frequencies (f/sub T/) and maximum oscillation frequencies (f/sub max/) greater than 100 GHz are needed. High performance InP/InGaAs DHBT grown by chemical beam epitaxy (CBE) are reported with 125 GHz f/sub T/, 128 GHz f/sub max/ and a gain of 50 at a current density of 1/spl times/10/sup 5/ A/cm/sup 2/. Devices geometry optimisation is performed using a geometric model based on a set of analytical equations. This tool allows not only technological optimisation but also function-adapted individual sizing of the devices in the circuits.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
40gbit /s集成电路的InP HBT自对准技术:制备及CAD几何模型
首次提出了用于40gb /s集成电路的InP/InGaAs DHBT技术。对于这些电路应用,需要足够的击穿电压(>5 V),静态增益约50,截止频率(f/sub T/)和最大振荡频率(f/sub max/)大于100 GHz。利用化学束外延(CBE)生长的高性能InP/InGaAs DHBT在电流密度为1/ sp1倍/10/sup 5/ a /cm/sup 2/的情况下,具有125 GHz f/sub T/, 128 GHz f/sub max/和50的增益。器件几何优化是使用基于一组解析方程的几何模型来执行的。该工具不仅可以实现技术优化,还可以根据电路中器件的尺寸进行功能调整。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
InP-based thermionic coolers Length dependence of quantized conductance in etched GaAs/AlGaAs quantum wires Contacting of buried InP-based layers by epitaxial overgrowth over patterned tungsten features Monolithically integrated 40-Gb/s InP/InGaAs PIN/HBT optical receiver module Optimizing InP HBT technology for 50 GHz clock-rate MSI circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1