Single layer differential group routing for flip-chip designs

I-Jye Lin, Ming Yang, Kai-Shun Hu
{"title":"Single layer differential group routing for flip-chip designs","authors":"I-Jye Lin, Ming Yang, Kai-Shun Hu","doi":"10.1109/VLSI-DAT.2016.7482548","DOIUrl":null,"url":null,"abstract":"This work proposed an entry (merge point) finder for differential group pattern match RDL routing. The entry finder includes a quick routability checker, which can filter out the unroutable merge points to reduce the turnaround time. Besides, this work also proposed a controllable cost function to measure the routing quality of each routing result using different merge points. Thus, the best merge point and routing solution can be easily identified.","PeriodicalId":380961,"journal":{"name":"2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-DAT.2016.7482548","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This work proposed an entry (merge point) finder for differential group pattern match RDL routing. The entry finder includes a quick routability checker, which can filter out the unroutable merge points to reduce the turnaround time. Besides, this work also proposed a controllable cost function to measure the routing quality of each routing result using different merge points. Thus, the best merge point and routing solution can be easily identified.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
倒装芯片设计的单层差分组路由
本文提出了一个用于差分组模式匹配RDL路由的入口(合并点)查找器。条目查找器包括一个快速路由检查器,它可以过滤掉不可路由的合并点,以减少周转时间。此外,本文还提出了一种可控制的代价函数,利用不同的归并点来衡量每个路由结果的路由质量。因此,最好的合并点和路由解决方案可以很容易地确定。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 2×25Gb/s 20mW serializing transmitter with 2.5:1 multiplexers in 40nm technology A Test-per-cycle BIST architecture with low area overhead and no storage requirement Electrical/thermal co-design and co-simulation, from chip, package, board to system DAC linearity improvement algorithm with unit cell sorting based on magic square A multi-axis readout circuit using in female ovulation monitoring platform
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1