A 1.2V wide-band reconfigurable mixer for wireless application in 65nm CMOS technology

2015 28th IEEE International System-on-Chip Conference (SOCC) Pub Date : 2015-09-01 DOI:10.1109/SOCC.2015.7406908

N. Gupta, A. Kumar, A. Dutta, S. Singh

引用次数: 0

Abstract

This paper presents a wideband (WB) reconfigurable down-conversion mixer for multi-standard wireless receivers. The proposed mixer is re-configurable between active mixer and passive mixer modes. Reconfigurability is made through switching the input signal between gate and source terminal of input transistors and enabling/disabling the transimpedance stage at the output. The CMOS transmission gate (TG) switches are designed to provide optimum headroom in this low voltage design. The proposed circuit is designed in UMC 65nm RFCMOS technology with 1.2V supply voltage. From the simulation results, the proposed circuit shows conversion gain of 29.2 dB and 25.5 dB, noise figure of 7.6 dB and 10.2 dB, IIP3 of -11.9 dBm and 6.5 dBm in active and passive mode respectively. Hence this circuit will be much helpful in multi-standard receiver design in IoT perspective.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

一款用于65nm CMOS技术无线应用的1.2V宽带可重构混频器

提出了一种适用于多标准无线接收机的宽带可重构下变频混频器。所提出的混频器在主动混频器和被动混频器模式之间可重新配置。可重构性是通过在输入晶体管的门端和源端之间切换输入信号并使能/禁用输出端的跨阻级来实现的。CMOS传输门(TG)开关被设计为在这种低电压设计中提供最佳的净空空间。该电路采用UMC 65nm RFCMOS技术设计，电源电压为1.2V。仿真结果表明，该电路在有源和无源模式下的转换增益分别为29.2 dB和25.5 dB，噪声系数分别为7.6 dB和10.2 dB, IIP3分别为-11.9 dBm和6.5 dBm。因此，该电路将对物联网视角下的多标准接收机设计有很大帮助。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2015 28th IEEE International System-on-Chip Conference (SOCC)

自引率

0.00%

发文量

期刊最新文献

Per-flow state management technique for high-speed networks A 5-b 1-GS/s 2.7-mW binary-search ADC in 90nm digital CMOS Low-latency power-efficient adaptive router design for network-on-chip A multi-level collaboration low-power design based on embedded system A high speed and low power content-addressable memory(CAM) using pipelined scheme