Downstream electromigration improvement in 45nm technology

Yinghong Zhao, Xu Zeng, Wei Liu, Fan Zhang, Y. K. Lim
{"title":"Downstream electromigration improvement in 45nm technology","authors":"Yinghong Zhao, Xu Zeng, Wei Liu, Fan Zhang, Y. K. Lim","doi":"10.1109/IIRW.2010.5706499","DOIUrl":null,"url":null,"abstract":"The broad time-to-failure distribution and bimodality of downstream electromigration (EM) in 45nm technology node are investigated. Liner void and end of line void at wafer edge on downstream EM structure after M1 CMP is a clear physical vapor deposition (PVD) shadowing effect signature caused by poor liner gap fill capability. Furthermore, void growth study during early electromigration stage effectively indicates that the void is initiated at the bottom corner of the via interfacing with cap layer for early failures and slit void is consistently observed at same location on unstressed sample. These pre-existed voids create poor contact either on via bottom interface or trench and cap layer interface or via bottom corner which produce a difference in failure time resulting in poor time to failure (TTF) spread and lower t50. New Cu seed deposition technique eliminates end of line void and liner void and it turns out to improve downstream EM performance. Optimized post etch treatment (PET) chemicals help to reduce Cu oxidation to improve via bottom integrity and eliminate slit void. This effective post etch treatment was demonstrated to improve downstream EM bimodality behavior to tight mono-modal distribution. Via above to metal below overlay is also one of key factors for downstream EM improvement. There is a strong correlation between the TTF and the via to metal overlay and stringent overlay control is beneficial to improve downstream EM sigma and t50.","PeriodicalId":332664,"journal":{"name":"2010 IEEE International Integrated Reliability Workshop Final Report","volume":"48 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International Integrated Reliability Workshop Final Report","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IIRW.2010.5706499","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The broad time-to-failure distribution and bimodality of downstream electromigration (EM) in 45nm technology node are investigated. Liner void and end of line void at wafer edge on downstream EM structure after M1 CMP is a clear physical vapor deposition (PVD) shadowing effect signature caused by poor liner gap fill capability. Furthermore, void growth study during early electromigration stage effectively indicates that the void is initiated at the bottom corner of the via interfacing with cap layer for early failures and slit void is consistently observed at same location on unstressed sample. These pre-existed voids create poor contact either on via bottom interface or trench and cap layer interface or via bottom corner which produce a difference in failure time resulting in poor time to failure (TTF) spread and lower t50. New Cu seed deposition technique eliminates end of line void and liner void and it turns out to improve downstream EM performance. Optimized post etch treatment (PET) chemicals help to reduce Cu oxidation to improve via bottom integrity and eliminate slit void. This effective post etch treatment was demonstrated to improve downstream EM bimodality behavior to tight mono-modal distribution. Via above to metal below overlay is also one of key factors for downstream EM improvement. There is a strong correlation between the TTF and the via to metal overlay and stringent overlay control is beneficial to improve downstream EM sigma and t50.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
45nm工艺的下游电迁移改进
研究了45nm工艺节点下游电迁移(EM)的宽失效时间分布和双峰性。M1 CMP后下游EM结构上的衬里空隙和线端空隙是由于衬里空隙填充能力差造成的明显的物理气相沉积(PVD)遮蔽效应特征。此外,电迁移初期的孔洞生长研究有效地表明,早期破坏时孔洞在孔洞与帽层界面的底角处形成,而在无应力试样上,相同位置的裂隙孔洞始终存在。这些预先存在的空隙在通过底部界面或沟槽和帽层界面或通过底部角产生不良接触,从而产生故障时间差异,导致不良的故障时间(TTF)扩展和较低的t50。新型铜种沉积技术消除了线端空洞和衬管空洞,提高了下游电磁性能。优化的蚀刻后处理(PET)化学品有助于减少铜氧化,改善底部完整性并消除狭缝空隙。这种有效的蚀刻后处理被证明可以改善下游EM双峰行为到紧密的单峰分布。通过上至下覆盖层的金属也是下游电磁改善的关键因素之一。TTF与通孔到金属覆盖层之间有很强的相关性,严格的覆盖层控制有利于提高下游EM sigma和t50。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Defects in low-κ dielectrics and etch stop layers for use as interlayer dielectrics in ULSI Impact of body tie and Source/Drain contact spacing on the hot carrier reliability of 45-nm RF-CMOS The impact of recovery on BTI reliability assessments A novel virtual age reliability model for Time-to-Failure prediction 3D simulation of charge collection and SEU of 0.13µm partially depleted SOI SRAM
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1