HIGH PERFORMANCE PIN ELECTRONICS EMPLOYING GaAs IC AND HYBRID CIRCUIT PACKAGING TECHNOLOGY

B. Baril, D. Clayson, D. McCracken, S. Taylor
{"title":"HIGH PERFORMANCE PIN ELECTRONICS EMPLOYING GaAs IC AND HYBRID CIRCUIT PACKAGING TECHNOLOGY","authors":"B. Baril, D. Clayson, D. McCracken, S. Taylor","doi":"10.1109/TEST.1991.519743","DOIUrl":null,"url":null,"abstract":"This paper describes the latest generation of pin electronics developed for a high-speed verification ATE system. The pin electronics sub-system provides a driverireceiver with outstanding bandwidth in addition to per-pin current loading and per-pin parametrics. A f.11 custom GaAs IC provides the major features and advanced performance of the driver, receiver, and current load. The combined modules use only 2.5 square inches of circuit board area per tester channel. This paper details the circuit design and measured perfor,mance of the GaAs IC and the three hybrid multichip rzwdules that complete the pin electronics Bnctions.","PeriodicalId":272630,"journal":{"name":"1991, Proceedings. International Test Conference","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1991, Proceedings. International Test Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEST.1991.519743","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

This paper describes the latest generation of pin electronics developed for a high-speed verification ATE system. The pin electronics sub-system provides a driverireceiver with outstanding bandwidth in addition to per-pin current loading and per-pin parametrics. A f.11 custom GaAs IC provides the major features and advanced performance of the driver, receiver, and current load. The combined modules use only 2.5 square inches of circuit board area per tester channel. This paper details the circuit design and measured perfor,mance of the GaAs IC and the three hybrid multichip rzwdules that complete the pin electronics Bnctions.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用GaAs集成电路和混合电路封装技术的高性能引脚电子器件
本文介绍了为高速验证ATE系统开发的最新一代引脚电子器件。引脚电子子系统除了提供单引脚电流负载和单引脚参数外,还提供具有出色带宽的驱动接收器。f.11定制GaAs IC提供驱动、接收器和电流负载的主要特性和高级性能。每个测试通道的组合模块仅使用2.5平方英寸的电路板面积。本文详细介绍了GaAs集成电路的电路设计和测试性能,以及完成引脚电子功能的三个混合多芯片模块。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
REAL-TIME DATA COMPARISON FOR GIGAHERTZ DIGITAL TEST REFINED BOUNDS ON SIGNATURE ANALYSIS ALIASING FOR RANDOM TESTING IMPLEMENTING BOUNDARY-SCAN AND PSEUDO-RANDOM BIST IN AN ASYNCHRONOUS TRANSFER MODE SWITCH ADVANCED MIXED SIGNAL TESTING BY DSP LOCALIZED TESTER AN IEEE 1149.1 BASED LOGIC/SIGNATURE ANALYZER IN A CHIP
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1