An application-specific processor hard macro for real-time control

Xiaofeng Wu, V. Chouliaras, R. Goodall
{"title":"An application-specific processor hard macro for real-time control","authors":"Xiaofeng Wu, V. Chouliaras, R. Goodall","doi":"10.1109/SOCC.2004.1362467","DOIUrl":null,"url":null,"abstract":"This paper presents an application-specific processor architecture for real-time control applications. The processor is specially designed for 1-bit processing, which is a new technique in real-time control. The targeted processor is low-power, small and fast, and has been implemented as a hard macro in a high-performance silicon process.","PeriodicalId":184894,"journal":{"name":"IEEE International SOC Conference, 2004. Proceedings.","volume":"11 19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International SOC Conference, 2004. Proceedings.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCC.2004.1362467","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents an application-specific processor architecture for real-time control applications. The processor is specially designed for 1-bit processing, which is a new technique in real-time control. The targeted processor is low-power, small and fast, and has been implemented as a hard macro in a high-performance silicon process.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于实时控制的特定于应用程序的处理器硬宏
本文提出了一种用于实时控制应用的专用处理器体系结构。该处理器专为1位处理而设计,是实时控制中的一项新技术。目标处理器功耗低、体积小、速度快,并已在高性能硅制程中作为硬宏实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Power-efficient implementation of turbo decoder in SDR system Clock tree tuning using shortest paths polygon An efficient reformulation based architecture for adaptive forward error correction decoding in wireless applications A high-speed power and resolution adaptive flash analog-to-digital converter Leakage aware SER reduction technique for UDSM logic circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1