IDDq benefits (digital CMOS testing)

Steven D. McEuen
{"title":"IDDq benefits (digital CMOS testing)","authors":"Steven D. McEuen","doi":"10.1109/VTEST.1991.208172","DOIUrl":null,"url":null,"abstract":"The author discusses many different aspects of IDDq, quality, reliability, and test being the major three. A description of IDDq is presented with different pragmatic methods of implementing it. Employing IDDq testing on digital CMOS technology, the user obtains a product with greater reliability. These benefits are introduced, which clearly support IDDq's implementation.<<ETX>>","PeriodicalId":157539,"journal":{"name":"Digest of Papers 1991 VLSI Test Symposium 'Chip-to-System Test Concerns for the 90's","volume":"59 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-04-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"31","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Papers 1991 VLSI Test Symposium 'Chip-to-System Test Concerns for the 90's","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTEST.1991.208172","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 31

Abstract

The author discusses many different aspects of IDDq, quality, reliability, and test being the major three. A description of IDDq is presented with different pragmatic methods of implementing it. Employing IDDq testing on digital CMOS technology, the user obtains a product with greater reliability. These benefits are introduced, which clearly support IDDq's implementation.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
IDDq优势(数字CMOS测试)
作者讨论了IDDq的许多不同方面,质量、可靠性和测试是主要的三个方面。对IDDq进行了描述,并给出了实现IDDq的不同实用方法。采用数字CMOS技术进行IDDq测试,用户得到的产品可靠性更高。介绍了这些优点,它们清楚地支持IDDq的实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A statistical model for fault coverage analysis A software system architecture for testing multiple part number wafers On polynomial-time testable classes of combinational circuits Modeling the effects of imperfect production testing on reconfigurable VLSI chips Circuit-level classification and testability analysis for CMOS faults
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1