Surface photovoltage monitoring of the Si-buried oxide interface charges

K. Nauka, M. Cao, F. Assaderaghi
{"title":"Surface photovoltage monitoring of the Si-buried oxide interface charges","authors":"K. Nauka, M. Cao, F. Assaderaghi","doi":"10.1109/SOI.1995.526456","DOIUrl":null,"url":null,"abstract":"Shows that SPV can be employed for fast and reliable monitoring ofthe Si-BOX interfacial charges. Simulation ofthe 0.25 pm CMOS-SOI transistor indicated degradation ofthe subthreshold leakage when the charge density exceeded 2 * 10/sup 12/ cm-2. Further MOSFET miniaturization could lower the critical value of Q/sub Si-Box/ to the levels presently observed in SIMOX SOI wafers.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1995 IEEE International SOI Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.1995.526456","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Shows that SPV can be employed for fast and reliable monitoring ofthe Si-BOX interfacial charges. Simulation ofthe 0.25 pm CMOS-SOI transistor indicated degradation ofthe subthreshold leakage when the charge density exceeded 2 * 10/sup 12/ cm-2. Further MOSFET miniaturization could lower the critical value of Q/sub Si-Box/ to the levels presently observed in SIMOX SOI wafers.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
硅埋氧化物界面电荷的表面光电压监测
表明SPV可用于Si-BOX界面电荷的快速、可靠监测。对0.25 pm CMOS-SOI晶体管的仿真表明,当电荷密度超过2 * 10/sup 12/ cm-2时,亚阈值泄漏降低。进一步的MOSFET小型化可以将Q/sub Si-Box/的临界值降低到目前在SIMOX SOI晶圆中观察到的水平。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Analytical threshold voltage model for short channel n/sup +/-p/sup +/ double-gate SOI MOSFETs Front and back gate interface-trap generation due to hot carrier stress in fully depleted SOI/MOSFETs SOI material characterization using optical second harmonic generation Minimum parasitic resistance for ultra-thin SOI MOSFET with high-permittivity gate insulator performed by lateral contact structure Transient effects in floating body SOI NMOSFETs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1