Hot Carrier Degradation in Cryo-CMOS

W. Chakraborty, Uma Sharma, S. Datta, S. Mahapatra
{"title":"Hot Carrier Degradation in Cryo-CMOS","authors":"W. Chakraborty, Uma Sharma, S. Datta, S. Mahapatra","doi":"10.1109/IRPS45951.2020.9129312","DOIUrl":null,"url":null,"abstract":"28nm Gate First High-K Metal Gate (GF-HKMG) technology is analyzed for Hot-Carrier Degradation (HCD) under varying gate/drain (V<inf>G</inf>/V<inf>D</inf>) bias and temperature (T: 300K to 77K). A compact model is used to partition measured threshold voltage shift (ΔV<inf>T</inf>) into interface trap generation due to pure HCD (ΔV<inf>IT-HC</inf>), Bias Temperature Instability (BTI, ΔV<inf>IT-BT</inf>), and electron/hole trapping (ΔV<inf>ET</inf>/ΔV<inf>HT</inf>) subcomponents. The relative importance of the subcomponents is analyzed for varying T. Although pure HCD dominates under Cryo-CMOS operation, the T dependence is shown to be different for Si NMOS and SiGe PMOS FETs. Finally, the impact on the circuit (RO: Ring Oscillator) operation is analyzed.","PeriodicalId":116002,"journal":{"name":"2020 IEEE International Reliability Physics Symposium (IRPS)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE International Reliability Physics Symposium (IRPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRPS45951.2020.9129312","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

28nm Gate First High-K Metal Gate (GF-HKMG) technology is analyzed for Hot-Carrier Degradation (HCD) under varying gate/drain (VG/VD) bias and temperature (T: 300K to 77K). A compact model is used to partition measured threshold voltage shift (ΔVT) into interface trap generation due to pure HCD (ΔVIT-HC), Bias Temperature Instability (BTI, ΔVIT-BT), and electron/hole trapping (ΔVET/ΔVHT) subcomponents. The relative importance of the subcomponents is analyzed for varying T. Although pure HCD dominates under Cryo-CMOS operation, the T dependence is shown to be different for Si NMOS and SiGe PMOS FETs. Finally, the impact on the circuit (RO: Ring Oscillator) operation is analyzed.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Cryo-CMOS中的热载流子降解
分析了28nm Gate First High-K Metal Gate (GF-HKMG)技术在不同栅极/漏极(VG/VD)偏置和温度(T: 300K至77K)下的热载流子降解(HCD)。使用紧凑的模型将测量的阈值电压位移(ΔVT)划分为由于纯HCD (ΔVIT-HC),偏置温度不稳定性(BTI, ΔVIT-BT)和电子/空穴捕获(ΔVET/ΔVHT)子组件而产生的界面陷阱。虽然纯HCD在cro - cmos操作下占主导地位,但对于Si NMOS和SiGe PMOS fet, T依赖性有所不同。最后,分析了对环形振荡器(RO: Ring Oscillator)工作的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Quantum Mechanical Charge Trap Modeling to Explain BTI at Cryogenic Temperatures Ruggedness of SiC devices under extreme conditions Gate-Oxide Trapping Enabled Synaptic Logic Transistor Threshold Voltage Shift in a-Si:H Thin film Transistors under ESD stress Conditions Sub-nanosecond Reverse Recovery Measurement for ESD Devices
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1