N. Nakamura, Y. Takigawa, E. Soda, N. Hosoi, Y. Tarumi, H. Aoyama, Y. Tanaka, D. Kawamura, S. Ogawa, N. Oda, S. Kondo, I. Mori, S. Saito
{"title":"Design impact study of wiring size and barrier metal on device performance toward 22 nm-node featuring EUV lithography","authors":"N. Nakamura, Y. Takigawa, E. Soda, N. Hosoi, Y. Tarumi, H. Aoyama, Y. Tanaka, D. Kawamura, S. Ogawa, N. Oda, S. Kondo, I. Mori, S. Saito","doi":"10.1109/IITC.2009.5090328","DOIUrl":null,"url":null,"abstract":"The resistance of wiring with a width of less than 40 nm was firstly evaluated by using an EUV lithography (λ=13.5 nm). The resistance was quite high in narrow wiring with conventional Ta barrier film, while a very low effective resistivity ρeff of lower than 4.5 µΩ cm was obtained by using PVD-Ru barrier film. This difference was attributed to combination of thinner barrier metal films in the trench, the larger grain size and better filling capability of the Ru barrier metal. The predicted circuit-performance using the Ru barrier was 10% higher than that with Ta barrier and the operating-speed distribution was estimated to be less than 5 % for the 22nm-node CMOS generation.","PeriodicalId":301012,"journal":{"name":"2009 IEEE International Interconnect Technology Conference","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE International Interconnect Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC.2009.5090328","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8
Abstract
The resistance of wiring with a width of less than 40 nm was firstly evaluated by using an EUV lithography (λ=13.5 nm). The resistance was quite high in narrow wiring with conventional Ta barrier film, while a very low effective resistivity ρeff of lower than 4.5 µΩ cm was obtained by using PVD-Ru barrier film. This difference was attributed to combination of thinner barrier metal films in the trench, the larger grain size and better filling capability of the Ru barrier metal. The predicted circuit-performance using the Ru barrier was 10% higher than that with Ta barrier and the operating-speed distribution was estimated to be less than 5 % for the 22nm-node CMOS generation.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
