Investigating of SER in 28 nm FDSOI-Planar and Comparing with SER in Bulk-FinFET

T. Uemura, Byungjin Chung, J. Jo, Hai Jiang, Yongsung Ji, T. Jeong, R. Ranjan, Youngin Park, K. Hong, Seungbae Lee, H. Rhee, S. Pae, Euncheol Lee, Jaehee Choi, Shotaro Ohnishi, Ken Machida
{"title":"Investigating of SER in 28 nm FDSOI-Planar and Comparing with SER in Bulk-FinFET","authors":"T. Uemura, Byungjin Chung, J. Jo, Hai Jiang, Yongsung Ji, T. Jeong, R. Ranjan, Youngin Park, K. Hong, Seungbae Lee, H. Rhee, S. Pae, Euncheol Lee, Jaehee Choi, Shotaro Ohnishi, Ken Machida","doi":"10.1109/IRPS45951.2020.9129644","DOIUrl":null,"url":null,"abstract":"This paper investigates soft error in memories and logic circuits in 28 nm planar-FDSOI technology by neutron, alpha, proton, and gamma-ray irradiation tests, and compares with SER in bulk-FinFET. The comparison elucidates the different SER trends between planar-FDSOI and bulk-FinFET.","PeriodicalId":116002,"journal":{"name":"2020 IEEE International Reliability Physics Symposium (IRPS)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE International Reliability Physics Symposium (IRPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRPS45951.2020.9129644","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

This paper investigates soft error in memories and logic circuits in 28 nm planar-FDSOI technology by neutron, alpha, proton, and gamma-ray irradiation tests, and compares with SER in bulk-FinFET. The comparison elucidates the different SER trends between planar-FDSOI and bulk-FinFET.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
28nm FDSOI-Planar中SER的研究及与块体finet中SER的比较
本文通过中子、α、质子和γ射线辐照测试,研究了28nm平面fdsoi技术中存储器和逻辑电路的软误差,并与块状finfet中的SER进行了比较。比较说明了平面fdsoi和块体finfet之间不同的SER趋势。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Quantum Mechanical Charge Trap Modeling to Explain BTI at Cryogenic Temperatures Ruggedness of SiC devices under extreme conditions Gate-Oxide Trapping Enabled Synaptic Logic Transistor Threshold Voltage Shift in a-Si:H Thin film Transistors under ESD stress Conditions Sub-nanosecond Reverse Recovery Measurement for ESD Devices
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1