A high-performance parallel mode EBCOT encoder architecture design for JPEG2000

IEEE International SOC Conference, 2004. Proceedings. Pub Date : 2004-11-30 DOI:10.1109/SOCC.2004.1362411

Yun Long, Chunhui Zhang, F. Kurdahi

引用次数: 2

Abstract

This paper proposes a new architecture for embedded block coding with optimized truncation (EBCOT) encoder in JPEG2000. As part of a JPEG2000 encoder embedded system under development, it is a parallel mode coder utilizing both code-block and bit-plane parallelisms. In low bit-rate lossy coding, the proposed architecture is roughly two times faster than the fastest existing EBCOT encoder in literature at similar hardware cost and also shows its advantages on memory efficiency, bandwidth requirement and scalability.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

基于JPEG2000的高性能并行模式EBCOT编码器架构设计

在JPEG2000中提出了一种基于优化截断(EBCOT)编码器的嵌入式分组编码结构。作为正在开发的JPEG2000编码器嵌入式系统的一部分，它是一种利用码块和位平面并行的并行模式编码器。在低比特率有损编码中，在同等硬件成本下，所提出的架构比现有文献中最快的EBCOT编码器快大约两倍，并且在内存效率、带宽要求和可扩展性方面也显示出其优势。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

IEEE International SOC Conference, 2004. Proceedings.

自引率

0.00%

发文量

期刊最新文献

Power-efficient implementation of turbo decoder in SDR system Clock tree tuning using shortest paths polygon An efficient reformulation based architecture for adaptive forward error correction decoding in wireless applications A high-speed power and resolution adaptive flash analog-to-digital converter Leakage aware SER reduction technique for UDSM logic circuits