Au-Au ‘cold-weld’ bond strength in adhesively bonded flip-chip interconnects

K. Sinha, D. Farley, T. Kahnert, A. Dasgupta, J. Caers, X.J. Zhao
{"title":"Au-Au ‘cold-weld’ bond strength in adhesively bonded flip-chip interconnects","authors":"K. Sinha, D. Farley, T. Kahnert, A. Dasgupta, J. Caers, X.J. Zhao","doi":"10.1109/ESIME.2011.5765834","DOIUrl":null,"url":null,"abstract":"In the conversion towards Pb-free electronics, there has been increasing interest in conductive adhesive interconnects, as they combine Pb-free materials with an attractive, low temperature, processing. One such promising packaging concept is direct bonding of flip-chip dies onto printed wiring boards (PWBs), with adhesive bonds between a gold-bumped flip-chip IC and matching gold-plated copper pads on a substrate. The goal is to achieve very high I/O densities per unit area, that are currently difficult to achieve, but are critical enablers for next-generation flexible electronic system. The fabrication process relies on adhesive joining methods and requires the simultaneous application of adhesive, pressure, temperature, and time to form the interconnection. The reliability of this interconnection under cyclic thermal excursions is traditionally believed to be governed by stress relaxation mechanisms in the adhesive. However, experiments conducted in this study suggest that under typical bonding conditions, a metallurgical bond can be established between these mating gold surfaces, due to cold-welding. If true, this implies a significantly different reliability mechanism for this interconnection method, and this mechanism must be understood so we can harness it for optimum reliability. The aim of this research work is to improve the effectiveness of interconnection processes for Au bumped flip-chip ICs. If successful, this study will enable significant cost-effective improvements in the reliability of wafer-level IC packaging technologies.","PeriodicalId":115489,"journal":{"name":"2011 12th Intl. Conf. on Thermal, Mechanical & Multi-Physics Simulation and Experiments in Microelectronics and Microsystems","volume":"358 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-04-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 12th Intl. Conf. on Thermal, Mechanical & Multi-Physics Simulation and Experiments in Microelectronics and Microsystems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESIME.2011.5765834","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

In the conversion towards Pb-free electronics, there has been increasing interest in conductive adhesive interconnects, as they combine Pb-free materials with an attractive, low temperature, processing. One such promising packaging concept is direct bonding of flip-chip dies onto printed wiring boards (PWBs), with adhesive bonds between a gold-bumped flip-chip IC and matching gold-plated copper pads on a substrate. The goal is to achieve very high I/O densities per unit area, that are currently difficult to achieve, but are critical enablers for next-generation flexible electronic system. The fabrication process relies on adhesive joining methods and requires the simultaneous application of adhesive, pressure, temperature, and time to form the interconnection. The reliability of this interconnection under cyclic thermal excursions is traditionally believed to be governed by stress relaxation mechanisms in the adhesive. However, experiments conducted in this study suggest that under typical bonding conditions, a metallurgical bond can be established between these mating gold surfaces, due to cold-welding. If true, this implies a significantly different reliability mechanism for this interconnection method, and this mechanism must be understood so we can harness it for optimum reliability. The aim of this research work is to improve the effectiveness of interconnection processes for Au bumped flip-chip ICs. If successful, this study will enable significant cost-effective improvements in the reliability of wafer-level IC packaging technologies.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
粘接倒装芯片互连中Au-Au“冷焊”的结合强度
在向无铅电子产品的转变中,人们对导电粘合剂互连的兴趣越来越大,因为它们将无铅材料与有吸引力的低温加工相结合。其中一个有前途的封装概念是将倒装芯片芯片直接粘合到印刷配线板(pwb)上,在金碰撞的倒装芯片IC和衬底上匹配的镀金铜衬垫之间进行粘合剂粘合。目标是实现单位面积非常高的I/O密度,目前很难实现,但这是下一代柔性电子系统的关键推动因素。制造过程依赖于粘合剂连接方法,需要同时应用粘合剂、压力、温度和时间来形成互连。这种互连在循环热漂移下的可靠性传统上被认为是由胶粘剂中的应力松弛机制决定的。然而,在本研究中进行的实验表明,在典型的结合条件下,由于冷焊,这些匹配的金表面之间可以建立冶金结合。如果这是真的,这意味着这种互连方法的可靠性机制明显不同,必须理解这种机制,以便我们可以利用它来实现最佳可靠性。本研究工作的目的是提高金碰撞倒装晶片集成电路互连工艺的有效性。如果成功,该研究将显著提高晶圆级IC封装技术的可靠性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Comparison of metaheuristic algorithms for simulation based OPF computation Challenges of power electronic packaging and modeling Impact of VDMOS source metallization ageing in 3D FEM wire lift off modeling Assessment of thermo mechanical properties of crosslinked epoxy mesoscale approach — Preliminary results FEA study on electrical interconnects for a power QFN package
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1