A CAD Open Platform for High Performance Reconfigurable Systems in the EXTRA Project

Marco Rabozzi, Rolando Brondolin, Giuseppe Natale, Emanuele Del Sozzo, M. Hübner, A. Brokalakis, C. Ciobanu, D. Stroobandt, M. Santambrogio
{"title":"A CAD Open Platform for High Performance Reconfigurable Systems in the EXTRA Project","authors":"Marco Rabozzi, Rolando Brondolin, Giuseppe Natale, Emanuele Del Sozzo, M. Hübner, A. Brokalakis, C. Ciobanu, D. Stroobandt, M. Santambrogio","doi":"10.1109/ISVLSI.2017.71","DOIUrl":null,"url":null,"abstract":"As the power wall has become one of the main limiting factors for the performance of general purpose processors, the trend in High Performance Computing (HPC) is moving towards application-specific accelerators in order to meet the stringent performance requirements for exascale computing while still satisfying power budget constraints. Within this context, reconfigurable devices, and more specifically FPGA-based systems, represent a promising solution able to achieve highly energy efficient computations without jeopardizing performance. Nevertheless, the exploitation of reconfigurable hardware is still limited due to the hardware-software co-design challenges that it poses, the time consuming design space exploration process and the programming complexity. To overcome these challenges, the EXTRA European project addresses the reconfigurability of such devices as a first-class feature, covering the entire stack from the system architecture up to the application. Within this paper, we present the effort of the EXTRA project towards the definition of an adaptive open platform for the optimization and implementation of applications on high performance reconfigurable architectures. The underlying infrastructure of the platform is here presented, highlighting its capability to integrate modules from different developers in order to stimulate external contributions and open research.","PeriodicalId":187936,"journal":{"name":"2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","volume":"73 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVLSI.2017.71","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

As the power wall has become one of the main limiting factors for the performance of general purpose processors, the trend in High Performance Computing (HPC) is moving towards application-specific accelerators in order to meet the stringent performance requirements for exascale computing while still satisfying power budget constraints. Within this context, reconfigurable devices, and more specifically FPGA-based systems, represent a promising solution able to achieve highly energy efficient computations without jeopardizing performance. Nevertheless, the exploitation of reconfigurable hardware is still limited due to the hardware-software co-design challenges that it poses, the time consuming design space exploration process and the programming complexity. To overcome these challenges, the EXTRA European project addresses the reconfigurability of such devices as a first-class feature, covering the entire stack from the system architecture up to the application. Within this paper, we present the effort of the EXTRA project towards the definition of an adaptive open platform for the optimization and implementation of applications on high performance reconfigurable architectures. The underlying infrastructure of the platform is here presented, highlighting its capability to integrate modules from different developers in order to stimulate external contributions and open research.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
EXTRA项目中高性能可重构系统的CAD开放平台
由于功率墙已成为通用处理器性能的主要限制因素之一,高性能计算(HPC)的趋势正在转向特定应用的加速器,以满足百亿亿次计算的严格性能要求,同时仍然满足功率预算限制。在这种情况下,可重构器件,特别是基于fpga的系统,代表了一种有前途的解决方案,能够在不损害性能的情况下实现高能效计算。然而,由于软硬件协同设计的挑战、耗时的设计空间探索过程和编程的复杂性,可重构硬件的开发仍然受到限制。为了克服这些挑战,EXTRA欧洲项目将这些设备的可重构性作为一流的功能,涵盖了从系统架构到应用程序的整个堆栈。在本文中,我们介绍了EXTRA项目为在高性能可重构架构上优化和实现应用程序而定义的自适应开放平台的努力。这里展示了该平台的底层基础设施,强调了其集成来自不同开发人员的模块的能力,以刺激外部贡献和开放研究。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Power Delivery Network and Cell Placement Aware IR-Drop Mitigation Technique: Harvesting Unused Timing Slacks to Schedule Useful Skews On Tolerating Faults of TSV/Microbumps for Power Delivery Networks in 3D IC Assessing Self-Repair on FPGAs with Biologically Realistic Astrocyte-Neuron Networks AEGLE's Cloud Infrastructure for Resource Monitoring and Containerized Accelerated Analytics Voltage Noise Analysis with Ring Oscillator Clocks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1