A filter design to increase accuracy of Lucy-Richardson deconvolution for analyzing RTN mixtures effects on VLSI reliability margin

2015 28th IEEE International System-on-Chip Conference (SOCC) Pub Date : 2015-09-01 DOI:10.1109/SOCC.2015.7406925

H. Yamauchi, Worawit Somha, Yuan-Qiang Song

引用次数: 2

Abstract

A filter design to improve convergence characteristics in the Lucy-Richardson-deconvolution (LRDec) iterations is proposed, which is required for inversely analyzing log-mixtures 7-segmented Random Telegraph Noise (RTN) distribution effects on VLSI reliability margin. The proposed filter alleviates unwanted phase misalignment between the two distribution curves of feedback gain and deconvoluted RTN. This contributes to reduce its relative deconvolution errors by 1.5-orders of magnitude compared with the conventional LRDec. The accuracy of the fail-bit-count (FBC) prediction is increased by 10-folds while accelerating its convergence speed by 7 times of the conventional one. This contributes not to give up on a benefit of smaller iteration cycles from LRDec.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

一种用于分析RTN混合对VLSI可靠性裕度影响的提高Lucy-Richardson反卷积精度的滤波器设计

针对对数混合7段随机电报噪声(RTN)分布对VLSI可靠性裕度的影响，提出了一种改善Lucy-Richardson-deconvolution (LRDec)迭代收敛特性的滤波器设计。该滤波器消除了反馈增益和反卷积RTN两个分布曲线之间的相位失调。这有助于将其相对反褶积误差与传统LRDec相比降低1.5个数量级。FBC预测精度提高了10倍，收敛速度提高了7倍。这有助于不放弃LRDec的更小迭代周期的好处。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2015 28th IEEE International System-on-Chip Conference (SOCC)

自引率

0.00%

发文量

期刊最新文献

Per-flow state management technique for high-speed networks A 5-b 1-GS/s 2.7-mW binary-search ADC in 90nm digital CMOS Low-latency power-efficient adaptive router design for network-on-chip A multi-level collaboration low-power design based on embedded system A high speed and low power content-addressable memory(CAM) using pipelined scheme