High-throughput MQ encoder for pass-parallel EBCOT in JPEG2000

2015 28th IEEE International System-on-Chip Conference (SOCC) Pub Date : 2015-09-01 DOI:10.1109/SOCC.2015.7406995

Na Bao, Zhe Jiang, Zhiheng Qi, Wei Zhang

引用次数: 2

Abstract

This paper proposed a high throughput MQ encoder for pass-parallel EBCOT. Proposed MQ encoder can encode CX-D pairs from mixed three passes. A new extended probability estimation table (PET) is proposed. By looking up to the PET, register A can get the total shift times during renormalization. A pipelined auxiliary unit is also used in BYTEOUT procedure to minimize the critical path. Proposed MQ encoder can encode one symbol per clock cycle. It is implemented on a Xilinx FPGA and is capable of operating at 139.09MHz. It can achieve a throughput of 139.09Msymbols/sec.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

高吞吐量MQ编码器的通过并行EBCOT在JPEG2000

提出了一种高吞吐量MQ编码器，用于通过并行的EBCOT。本文提出的MQ编码器可以对混合三通道的CX-D对进行编码。提出了一种新的扩展概率估计表。通过查找PET，寄存器A可以得到重整化过程中的总移位时间。在BYTEOUT过程中还使用了一个流水线辅助单元来最小化关键路径。建议的MQ编码器每个时钟周期可以编码一个符号。它在Xilinx FPGA上实现，工作频率为139.09MHz。它可以达到139.09兆/秒的吞吐量。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2015 28th IEEE International System-on-Chip Conference (SOCC)

自引率

0.00%

发文量

期刊最新文献

Per-flow state management technique for high-speed networks A 5-b 1-GS/s 2.7-mW binary-search ADC in 90nm digital CMOS Low-latency power-efficient adaptive router design for network-on-chip A multi-level collaboration low-power design based on embedded system A high speed and low power content-addressable memory(CAM) using pipelined scheme