ARTEST: AN ARCHITECTURAL LEVEL TEST GENERATOR FOR DATA PATH FAULTS AND CONTROL FAULTS

Jaushin Lee, J. Patel
{"title":"ARTEST: AN ARCHITECTURAL LEVEL TEST GENERATOR FOR DATA PATH FAULTS AND CONTROL FAULTS","authors":"Jaushin Lee, J. Patel","doi":"10.1109/TEST.1991.519738","DOIUrl":null,"url":null,"abstract":"In this paper, an ATF’G methodology working at an architectural level is proposed. For the data path portion, the hierarchy of the design is exploited and the dependence on the gate level information is relieved. For the conb’oi faults, gate level algorithms are incorporated with high level approaches to excite the fault and differentiate the fault effect to primary outputs. Due to the fault collapsing effect arid the fault differentiation process, several data types have been defined for the manipulation alf all possible fault e€fects. A functional equivalent model is used for sequential modules, which makes this technique extendable beyond the register-transfer level. The backtracking mechanism used in the control unit has been carefully modified to ensure a complete finite space searching. Some experimerrtal results are presented to show the effectiveness of this approach.","PeriodicalId":272630,"journal":{"name":"1991, Proceedings. International Test Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"36","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1991, Proceedings. International Test Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEST.1991.519738","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 36

Abstract

In this paper, an ATF’G methodology working at an architectural level is proposed. For the data path portion, the hierarchy of the design is exploited and the dependence on the gate level information is relieved. For the conb’oi faults, gate level algorithms are incorporated with high level approaches to excite the fault and differentiate the fault effect to primary outputs. Due to the fault collapsing effect arid the fault differentiation process, several data types have been defined for the manipulation alf all possible fault e€fects. A functional equivalent model is used for sequential modules, which makes this technique extendable beyond the register-transfer level. The backtracking mechanism used in the control unit has been carefully modified to ensure a complete finite space searching. Some experimerrtal results are presented to show the effectiveness of this approach.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Artest:用于数据路径故障和控制故障的架构级测试生成器
在本文中,提出了一种在体系结构级别上工作的ATF 'G方法。对于数据路径部分,利用了设计的层次结构,减轻了对门级信息的依赖。对于conb 'oi故障,将门级算法与高级方法相结合,以激励故障并区分故障对主输出的影响。由于断层塌缩效应和断层分化过程,定义了几种数据类型,用于对所有可能的断层塌缩效应进行操作。顺序模块使用了功能等效模型,这使得该技术可扩展到寄存器传输级别之外。在控制单元中使用的回溯机构已被仔细修改,以确保一个完整的有限空间搜索。实验结果表明了该方法的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
REAL-TIME DATA COMPARISON FOR GIGAHERTZ DIGITAL TEST REFINED BOUNDS ON SIGNATURE ANALYSIS ALIASING FOR RANDOM TESTING IMPLEMENTING BOUNDARY-SCAN AND PSEUDO-RANDOM BIST IN AN ASYNCHRONOUS TRANSFER MODE SWITCH ADVANCED MIXED SIGNAL TESTING BY DSP LOCALIZED TESTER AN IEEE 1149.1 BASED LOGIC/SIGNATURE ANALYZER IN A CHIP
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1