P. Upadhyaya, J. Savoj, F. An, Ade Bekele, A. Jose, Bruce Xu, Zhaoyin Daniel Wu, D. Turker, H. A. Aslanzadeh, H. Hedayati, J. Im, Siok-Wei Lim, S. Chen, Toan Pham, Y. Frans, Ken Chang
{"title":"3.3 A 0.5-to-32.75Gb/s flexible-reach wireline transceiver in 20nm CMOS","authors":"P. Upadhyaya, J. Savoj, F. An, Ade Bekele, A. Jose, Bruce Xu, Zhaoyin Daniel Wu, D. Turker, H. A. Aslanzadeh, H. Hedayati, J. Im, Siok-Wei Lim, S. Chen, Toan Pham, Y. Frans, Ken Chang","doi":"10.1109/ISSCC.2015.7062923","DOIUrl":null,"url":null,"abstract":"The introduction of high-speed backplane transceivers inside FPGAs has addressed critical issues such as the ease in scalability of performance, high availability, flexible architectures, the use of standards, and rapid time to market. These have been crucial to address the ever-increasing demand for bandwidth in communication and storage systems [1-3], requiring novel techniques in receiver (RX) and clocking circuits.","PeriodicalId":188403,"journal":{"name":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","volume":"133 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-03-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"22","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2015.7062923","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 22
Abstract
The introduction of high-speed backplane transceivers inside FPGAs has addressed critical issues such as the ease in scalability of performance, high availability, flexible architectures, the use of standards, and rapid time to market. These have been crucial to address the ever-increasing demand for bandwidth in communication and storage systems [1-3], requiring novel techniques in receiver (RX) and clocking circuits.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
