Impact of process scaling on the efficacy of leakage reduction schemes

Y. Tsai, David Duartep, N. Vijaykrishnan, M. J. Irwin
{"title":"Impact of process scaling on the efficacy of leakage reduction schemes","authors":"Y. Tsai, David Duartep, N. Vijaykrishnan, M. J. Irwin","doi":"10.1109/ICICDT.2004.1309890","DOIUrl":null,"url":null,"abstract":"The effects of technology scaling on three run-time leakage reduction techniques (Input Vector Control, Body Bias Control and Power Supply Gating) are evaluated by determining their limits and benefits, in terms of the potential leakage reduction, performance penalty and area and power overhead in 0.25/spl mu/m, 0.18/spl mu/m, 0.07/spl mu/m and 0.065/spl mu/m technologies. HSPICE simulation results and estimations with various function units and memory structures are presented to support a comprehensive analysis.","PeriodicalId":158994,"journal":{"name":"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)","volume":"31 3","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT.2004.1309890","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

The effects of technology scaling on three run-time leakage reduction techniques (Input Vector Control, Body Bias Control and Power Supply Gating) are evaluated by determining their limits and benefits, in terms of the potential leakage reduction, performance penalty and area and power overhead in 0.25/spl mu/m, 0.18/spl mu/m, 0.07/spl mu/m and 0.065/spl mu/m technologies. HSPICE simulation results and estimations with various function units and memory structures are presented to support a comprehensive analysis.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
工艺尺度对减少泄漏方案效果的影响
在0.25/spl mu/m、0.18/spl mu/m、0.07/spl mu/m和0.065/spl mu/m技术中,通过确定它们在潜在泄漏减少、性能损失以及面积和功率开销方面的限制和优势,评估了技术尺度对三种运行时泄漏减少技术(输入矢量控制、体偏置控制和电源门控)的影响。给出了各种功能单元和存储结构的HSPICE仿真结果和估计,以支持全面的分析。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Atmospheric neutron effects in advanced microelectronics, standards and applications Monitoring and preventing arc-induced wafer damage in 300mm manufacturing A study of SiN cap NH/sub 3/ plasma pre-treatment process on the PID, EM, GOI performance and BEOL defectivity in Cu dual damascene technology Low-K cu damascene interconnection leakage and process induced damage assessment Advanced germanium MOSFET technologies with high-/spl kappa/ gate dielectrics and shallow junctions
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1