The path toward energy-efficient inference engine architectures on scaled and beyond-CMOS fabrics

Ashkan Borna, M. Takamiya, J. Rabaey
{"title":"The path toward energy-efficient inference engine architectures on scaled and beyond-CMOS fabrics","authors":"Ashkan Borna, M. Takamiya, J. Rabaey","doi":"10.1109/E3S.2013.6705861","DOIUrl":null,"url":null,"abstract":"Moore's law, the driving force behind the semiconductor for the past decades, is endangered from several angles. Artifacts of scaled dimensions, yield, reliability, fabrication cost and device performance degradation all raise legitimate concerns about current trends of mere transferring same architectures to more advanced substrates.","PeriodicalId":231837,"journal":{"name":"2013 Third Berkeley Symposium on Energy Efficient Electronic Systems (E3S)","volume":"132 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 Third Berkeley Symposium on Energy Efficient Electronic Systems (E3S)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/E3S.2013.6705861","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Moore's law, the driving force behind the semiconductor for the past decades, is endangered from several angles. Artifacts of scaled dimensions, yield, reliability, fabrication cost and device performance degradation all raise legitimate concerns about current trends of mere transferring same architectures to more advanced substrates.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
在扩展和超越cmos结构上实现节能推理引擎架构的路径
过去几十年来推动半导体发展的摩尔定律(Moore’s law),从几个角度来看都受到了威胁。缩放尺寸、良率、可靠性、制造成本和器件性能下降的工件都引起了人们对当前趋势的合理担忧,即仅仅将相同的架构转移到更先进的基板上。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Device design considerations for ultra-thin body non-hysteretic negative capacitance FETs Ultra-Low power neuromorphic computing with spin-torque devices Power-efficient server utilization in compute clouds Energy transparency from hardware to software Prospects for high-aspect-ratio FinFETs in low-power logic
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1