Memory-based reasoning implemented by wafer scale integration

M. Yasunaga, H. Kitano
{"title":"Memory-based reasoning implemented by wafer scale integration","authors":"M. Yasunaga, H. Kitano","doi":"10.1109/ICWSI.1993.255278","DOIUrl":null,"url":null,"abstract":"The high robustness of memory-based reasoning (MBR), which is suitable for hardware implementation using wafer scale integration (WSI) technology, is demonstrated. A WSI MBR hardware design is proposed. Its robustness is evaluated by a WSI MBR simulator. The results show that defects or other fluctuations of device parameters have only minor impacts on the performances of the MBR. It is found that in order to obtain higher reasoning accuracy, the size of the MBR database is much more crucial than the computation resolution. The proposed WSI MBR processor takes advantage of benefits discovered in the simulation results.<<ETX>>","PeriodicalId":377227,"journal":{"name":"1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-01-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICWSI.1993.255278","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

The high robustness of memory-based reasoning (MBR), which is suitable for hardware implementation using wafer scale integration (WSI) technology, is demonstrated. A WSI MBR hardware design is proposed. Its robustness is evaluated by a WSI MBR simulator. The results show that defects or other fluctuations of device parameters have only minor impacts on the performances of the MBR. It is found that in order to obtain higher reasoning accuracy, the size of the MBR database is much more crucial than the computation resolution. The proposed WSI MBR processor takes advantage of benefits discovered in the simulation results.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
晶圆级集成实现的基于记忆的推理
证明了基于记忆的推理(MBR)具有高鲁棒性,适用于采用晶圆规模集成(WSI)技术的硬件实现。提出了一种WSI MBR的硬件设计方案。通过WSI MBR模拟器对其鲁棒性进行了评估。结果表明,缺陷或器件参数的其他波动对MBR的性能影响较小。研究发现,为了获得更高的推理精度,MBR数据库的大小比计算分辨率重要得多。所提出的WSI MBR处理器充分利用了仿真结果中发现的优点。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Testing constant-geometry FFT arrays for wafer scale integration Use of high dielectric constant insulators for bypass capacitance in WSI and wafer scale hybrid multichip modules 3D wafer stack neurocomputing Algorithmic bus and circuit layout for wafer-scale integration and multichip modules Effect of communication delay on gracefully degradable WSI processor array performance
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1