Active silicon substrate technology for miniaturized ultra high performance processing

H. Malek, R. Pearson
{"title":"Active silicon substrate technology for miniaturized ultra high performance processing","authors":"H. Malek, R. Pearson","doi":"10.1109/ICWSI.1993.255243","DOIUrl":null,"url":null,"abstract":"A multichip module (MCM) technology called active silicon substrate (ASIS) that raises architectural design of signal/data processing systems to much higher levels of microminiaturization and performance is described. The merits of active substrates over the conventional passive ones are demonstrated through the implementation of several features that are possible when active elements are embedded in the interconnecting substrate and mounting platform. These include scalable fault-tolerant computing elements, replaceable drivers/buffers, and embedded local/global self-test circuits. The ASIS technology allows more than one type of processing architecture to be embedded and integrated in the same substrate, thus providing a viable approach for water scale integration.<<ETX>>","PeriodicalId":377227,"journal":{"name":"1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration","volume":"39 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-01-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICWSI.1993.255243","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A multichip module (MCM) technology called active silicon substrate (ASIS) that raises architectural design of signal/data processing systems to much higher levels of microminiaturization and performance is described. The merits of active substrates over the conventional passive ones are demonstrated through the implementation of several features that are possible when active elements are embedded in the interconnecting substrate and mounting platform. These include scalable fault-tolerant computing elements, replaceable drivers/buffers, and embedded local/global self-test circuits. The ASIS technology allows more than one type of processing architecture to be embedded and integrated in the same substrate, thus providing a viable approach for water scale integration.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
微型化超高性能加工的有源硅衬底技术
描述了一种称为有源硅衬底(ASIS)的多芯片模块(MCM)技术,该技术将信号/数据处理系统的架构设计提高到更高的微小型化和性能水平。通过在互连基板和安装平台中嵌入有源元件时可能实现的几个特征,证明了有源基板优于传统无源基板的优点。这些包括可伸缩的容错计算元件、可替换的驱动器/缓冲区和嵌入式本地/全局自检电路。ASIS技术允许在同一基板中嵌入和集成多种类型的处理架构,从而为水尺度集成提供了一种可行的方法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Testing constant-geometry FFT arrays for wafer scale integration Use of high dielectric constant insulators for bypass capacitance in WSI and wafer scale hybrid multichip modules 3D wafer stack neurocomputing Algorithmic bus and circuit layout for wafer-scale integration and multichip modules Effect of communication delay on gracefully degradable WSI processor array performance
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1