Design of Voltage Amplifiers with optimization of Multiple Design Parameters

Patil Siddhant Vitthal, Amartya Basak, P. Mane
{"title":"Design of Voltage Amplifiers with optimization of Multiple Design Parameters","authors":"Patil Siddhant Vitthal, Amartya Basak, P. Mane","doi":"10.1109/ICDCSYST.2018.8605066","DOIUrl":null,"url":null,"abstract":"In the current age of having sophisticated appliances with sophisticated circuits, it becomes necessary to have circuit designs that are exploited to their full potential by making minimal changes in their basic designs. Low Power, high gain, high voltage swing and stable operating voltage amplifiers are required at various stages in these appliances. Therefore, the paper focuses on improving designs that have two stages. The three designs, namely, the simple two stage operational amplifier, the two stage operational amplifier with cascoding in the inner stage and lead compensation, and the two stage operational amplifier with cascoding in the inner stage, lead compensation and gain boosting are compared. The circuits are designed and simulated using the GPDK045 and Analog Library in the Cadence Virtuoso Design Environment with Length of MOSFETs as 180nm and VDD as 2V. Out of the three methods, the two stage operational amplifier with cascoding in the inner stage and lead compensation is found to give the highest unity gain bandwidth of 1.1436 GHz and the method with gain boosting is found to give the highest DC Gain of 117.1087dB. The corresponding phase margin and power dissipation of the two methods are 57.8963 degrees, 57.3776 degrees and 0.69mW, 0.235mW.","PeriodicalId":175583,"journal":{"name":"2018 4th International Conference on Devices, Circuits and Systems (ICDCS)","volume":"93 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 4th International Conference on Devices, Circuits and Systems (ICDCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICDCSYST.2018.8605066","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In the current age of having sophisticated appliances with sophisticated circuits, it becomes necessary to have circuit designs that are exploited to their full potential by making minimal changes in their basic designs. Low Power, high gain, high voltage swing and stable operating voltage amplifiers are required at various stages in these appliances. Therefore, the paper focuses on improving designs that have two stages. The three designs, namely, the simple two stage operational amplifier, the two stage operational amplifier with cascoding in the inner stage and lead compensation, and the two stage operational amplifier with cascoding in the inner stage, lead compensation and gain boosting are compared. The circuits are designed and simulated using the GPDK045 and Analog Library in the Cadence Virtuoso Design Environment with Length of MOSFETs as 180nm and VDD as 2V. Out of the three methods, the two stage operational amplifier with cascoding in the inner stage and lead compensation is found to give the highest unity gain bandwidth of 1.1436 GHz and the method with gain boosting is found to give the highest DC Gain of 117.1087dB. The corresponding phase margin and power dissipation of the two methods are 57.8963 degrees, 57.3776 degrees and 0.69mW, 0.235mW.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
多设计参数优化的电压放大器设计
在拥有复杂电路的复杂设备的当今时代,有必要通过对基本设计进行最小的更改来充分利用电路设计的潜力。在这些设备的各个阶段都需要低功率,高增益,高电压摆幅和稳定的工作电压放大器。因此,本文的重点是改进设计,分为两个阶段。比较了简单两级运算放大器、内级级级级级级编码加引线补偿的两级运算放大器和内级级级级编码加引线补偿加增益增强的两级运算放大器的设计。在Cadence Virtuoso设计环境中,使用GPDK045和Analog Library对mosfet长度为180nm, VDD为2V的电路进行设计和仿真。在这三种方法中,在内级进行级联编码和引线补偿的两级运算放大器的单位增益带宽最高,为1.1436 GHz,增益增强的方法的直流增益最高,为117.1087dB。两种方法对应的相裕度和功耗分别为57.8963度、57.3776度和0.69mW、0.235mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Low Power Dynamic Comparator For A 12-Bit Pipelined Successive Approximation Register (SAR) ADC A Comparative Study of Pulse Triggered Flipflops Pulsed Laser Deposited Molybdenum Oxides (MoO3 & MoO2) Thin Films for Nanoelectronics Device Application Comparison of Braun Multiplier and Wallace Multiplier Techniques in VLSI Sensor Networks based Water Quality Monitoring Systems for Intensive Fish Culture -A Review
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1