{"title":"Optimization of parametric yield","authors":"S. W. Director","doi":"10.1109/DFTVS.1991.199938","DOIUrl":null,"url":null,"abstract":"Yield loss can be characterized as either catastrophic or parametric. Catastrophic yield loss is primarily do to local, or spot, defects that occur in a manufacturing process. On the other hand, parametric yield loss is due to global disturbances, such as mask misalignment. In this paper the author explores these two different types of yield loss and then reviews some methods that have been developed to maximize parametric yield.<<ETX>>","PeriodicalId":440536,"journal":{"name":"[Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFTVS.1991.199938","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Yield loss can be characterized as either catastrophic or parametric. Catastrophic yield loss is primarily do to local, or spot, defects that occur in a manufacturing process. On the other hand, parametric yield loss is due to global disturbances, such as mask misalignment. In this paper the author explores these two different types of yield loss and then reviews some methods that have been developed to maximize parametric yield.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
参数产量优化
产量损失可以表现为灾难性损失或参数损失。灾难性的产量损失主要是由生产过程中出现的局部缺陷造成的。另一方面,参数良率损失是由于全局扰动,如掩模不对准。在本文中,作者探讨了这两种不同类型的产量损失,然后回顾了一些已经开发的最大化参数产量的方法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Current-mode techniques for analog VLSI: technology and defect tolerance issues Effects of fault tolerance on the reliability of memory array supports Reliability evaluation of FUSS and other reconfiguration schemes Circuit design for a large area high-performance crossbar switch Delay fault simulation of self-checking error checkers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1