{"title":"The research of the inclusive cache used in multi-core processor","authors":"Bin-feng Qian, Li-min Yan","doi":"10.1109/ICEPT.2008.4606981","DOIUrl":null,"url":null,"abstract":"Multi-core processor is becoming popular today. As the number of the core increase, the communications among cores also become complex and difficult. Caches are used in multi-core processors for sharing data and increasing performance. It becomes a channel for cores to communicate with each other. Intelpsilas next generation multi-core processor Nehalem which using an inclusive L3 cache to enhances the performances. This paper describes the function of the inclusive cache in the Nehalem and analyzes advantage of the MESIF cache coherence protocol by comparing with the standard MESI protocol. This paper also gives a structure of the cache that can be used to implement. The control flow is analyzed in order to ensure the operation of read/write cache will accord with the MESIF protocol.","PeriodicalId":6324,"journal":{"name":"2008 International Conference on Electronic Packaging Technology & High Density Packaging","volume":"23 1","pages":"1-4"},"PeriodicalIF":0.0000,"publicationDate":"2008-07-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International Conference on Electronic Packaging Technology & High Density Packaging","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEPT.2008.4606981","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8
Abstract
Multi-core processor is becoming popular today. As the number of the core increase, the communications among cores also become complex and difficult. Caches are used in multi-core processors for sharing data and increasing performance. It becomes a channel for cores to communicate with each other. Intelpsilas next generation multi-core processor Nehalem which using an inclusive L3 cache to enhances the performances. This paper describes the function of the inclusive cache in the Nehalem and analyzes advantage of the MESIF cache coherence protocol by comparing with the standard MESI protocol. This paper also gives a structure of the cache that can be used to implement. The control flow is analyzed in order to ensure the operation of read/write cache will accord with the MESIF protocol.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
