S. Fung, M. Khare, D. Schepis, Woo-Hyeong Lee, S. Ku, H. Park, J. Snare, B. Doris, A. Ajmera, K. Muller, P. Agnello, P. Gilbert, J. Welser
{"title":"Gate length scaling accelerated to 30 nm regime using ultra-thin film PD-SOI technology","authors":"S. Fung, M. Khare, D. Schepis, Woo-Hyeong Lee, S. Ku, H. Park, J. Snare, B. Doris, A. Ajmera, K. Muller, P. Agnello, P. Gilbert, J. Welser","doi":"10.1109/IEDM.2001.979587","DOIUrl":null,"url":null,"abstract":"High performance SOI CMOS designed for the 100 nm technology node is presented. At 1 V supply voltage, the 33 nm devices give a drive current of 1000 (1100) /spl mu/A//spl mu/m DC (dynamic) for NFET and 445 (457) /spl mu/A//spl mu/m for PFET at an off current of 300 nA//spl mu/m. The intrinsic gate delays are 0.55 ps and 1.19 ps. The NFET delay is further reduced to 0.45 ps at gate length scaled to 25 nm. The delay and current values are the best ever reported at 1.0 V. The excellent result is accomplished by using super-HALO design on 45 nm SOI substrate.","PeriodicalId":13825,"journal":{"name":"International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)","volume":"20 1","pages":"29.3.1-29.3.4"},"PeriodicalIF":0.0000,"publicationDate":"2001-12-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2001.979587","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10
Abstract
High performance SOI CMOS designed for the 100 nm technology node is presented. At 1 V supply voltage, the 33 nm devices give a drive current of 1000 (1100) /spl mu/A//spl mu/m DC (dynamic) for NFET and 445 (457) /spl mu/A//spl mu/m for PFET at an off current of 300 nA//spl mu/m. The intrinsic gate delays are 0.55 ps and 1.19 ps. The NFET delay is further reduced to 0.45 ps at gate length scaled to 25 nm. The delay and current values are the best ever reported at 1.0 V. The excellent result is accomplished by using super-HALO design on 45 nm SOI substrate.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
