Technologies for very high bandwidth electrical interconnects between next generation VLSI circuits

E. Beyne
{"title":"Technologies for very high bandwidth electrical interconnects between next generation VLSI circuits","authors":"E. Beyne","doi":"10.1109/IEDM.2001.979562","DOIUrl":null,"url":null,"abstract":"The evolution of VLSI technology asks for an increasing bandwidth of the interconnects between IC's and other system elements. For short interconnects, electrical signal lines still maintain the highest capacity and speed. In order to keep up with the increasing speed and density requirements, thin film multi-chip modules will have to be increasingly used. The capabilities and limitations of such interconnects are discussed. In order to push back some of these limitations, the third dimension will have to be used as well, resulting in 3D stacks, such as the Ultra-Thin Chip Stacking (UTCS) technology proposed.","PeriodicalId":13825,"journal":{"name":"International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)","volume":"125 1","pages":"23.3.1-23.3.4"},"PeriodicalIF":0.0000,"publicationDate":"2001-12-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"31","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2001.979562","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 31

Abstract

The evolution of VLSI technology asks for an increasing bandwidth of the interconnects between IC's and other system elements. For short interconnects, electrical signal lines still maintain the highest capacity and speed. In order to keep up with the increasing speed and density requirements, thin film multi-chip modules will have to be increasingly used. The capabilities and limitations of such interconnects are discussed. In order to push back some of these limitations, the third dimension will have to be used as well, resulting in 3D stacks, such as the Ultra-Thin Chip Stacking (UTCS) technology proposed.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
下一代VLSI电路之间的高带宽电气互连技术
VLSI技术的发展要求集成电路与其他系统元件之间的互连带宽不断增加。对于短互连,电信号线路仍然保持最高的容量和速度。为了跟上不断增长的速度和密度要求,薄膜多芯片模块将不得不越来越多地使用。讨论了这种互连的能力和局限性。为了克服这些限制,还必须使用第三维度,从而产生3D堆栈,例如提出的超薄芯片堆叠(UTCS)技术。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Base current tuning in SiGe HBT's by SiGe in the emitter Gate length scaling accelerated to 30 nm regime using ultra-thin film PD-SOI technology A high performance active pixel sensor with 0.18um CMOS color imager technology Visible electroluminescence from MOS capacitors with Si-implanted SiO/sub 2/ under dynamic operation Technologies for very high bandwidth electrical interconnects between next generation VLSI circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1