C. Zota, C. Convertino, V. Deshpande, T. Merkle, M. Sousa, D. Caimi, L. Czomomaz
{"title":"InGaAs-on-Insulator MOSFETs Featuring Scaled Logic Devices and Record RF Performance","authors":"C. Zota, C. Convertino, V. Deshpande, T. Merkle, M. Sousa, D. Caimi, L. Czomomaz","doi":"10.1109/VLSIT.2018.8510631","DOIUrl":null,"url":null,"abstract":"We demonstrate scaled InGaAs-on-insulator FinFETs and planar MOSFETs on Si substrate for low power logic and RF applications. This Si-CMOS compatible technology implements SiNx source-drain spacers and doped extensions for reduced overlap capacitances. FinFETs with performance for logic applications matching state-of-the-art are demonstrated. Simultaneously, ft and fmax of 400 and 100 GHz are achieved respectively, the highest reported ft for a III-V MOSFET on Si. Finally, we explore the use of an extended gate line to reduce gate resistance, offering balanced ft/fmax of 215/300 GHz, the first report of III-V RF devices on Si matching state of the art Si-CMOS.","PeriodicalId":6561,"journal":{"name":"2018 IEEE Symposium on VLSI Technology","volume":"1 1","pages":"165-166"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2018.8510631","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14
Abstract
We demonstrate scaled InGaAs-on-insulator FinFETs and planar MOSFETs on Si substrate for low power logic and RF applications. This Si-CMOS compatible technology implements SiNx source-drain spacers and doped extensions for reduced overlap capacitances. FinFETs with performance for logic applications matching state-of-the-art are demonstrated. Simultaneously, ft and fmax of 400 and 100 GHz are achieved respectively, the highest reported ft for a III-V MOSFET on Si. Finally, we explore the use of an extended gate line to reduce gate resistance, offering balanced ft/fmax of 215/300 GHz, the first report of III-V RF devices on Si matching state of the art Si-CMOS.