High Performance Mobile SoC Productization with Second-Generation 10-nm FinFET Technology and Extension to 8-nm Scaling

Jun Yuan, K. Rim, Ying Chen, M. Cai, Youseok Suh, Jihong Choi, Jie Deng, Jerry Bao, Zhimin Song, L. Ge, Hao Wang, Xiao-Yong Wang, Vicki Lin, C. Kuo, Sam Yang, Ashwin Rabindranath, S. Siva, Prasad Bhadri, Sungwon Kim, Kwon Lee, S. Cho, S. Kang, Saechoon Oh, S. Kwon, Xiangdong Chen, P. Pénzes, P. Agashe, W. Miller, P. Chidambaram
{"title":"High Performance Mobile SoC Productization with Second-Generation 10-nm FinFET Technology and Extension to 8-nm Scaling","authors":"Jun Yuan, K. Rim, Ying Chen, M. Cai, Youseok Suh, Jihong Choi, Jie Deng, Jerry Bao, Zhimin Song, L. Ge, Hao Wang, Xiao-Yong Wang, Vicki Lin, C. Kuo, Sam Yang, Ashwin Rabindranath, S. Siva, Prasad Bhadri, Sungwon Kim, Kwon Lee, S. Cho, S. Kang, Saechoon Oh, S. Kwon, Xiangdong Chen, P. Pénzes, P. Agashe, W. Miller, P. Chidambaram","doi":"10.1109/VLSIT.2018.8510674","DOIUrl":null,"url":null,"abstract":"We report on Snapdragon™ SDM845 mobile SoC in mass production with a second-generation 10-nm finFET technology. SDM845 exhibits 30–40% CPU/GPU performance gain over SDM835 (first-generation 10-nm finFET process) together with ~10% battery life increase driven by new design features and technology improvements in both transistor performance and uniformity, enabling high performance and low power solution for both mobile and computing/AI applications. Extending the technology scaling further, ~15% logic circuit area scaling over 10 nm has been realized in an 8-nm node with gate and BEOL pitch scaling enabled by quadruple patterning (LE^4). Yield equivalence to 10 nm has been demonstrated in 8-nm IP chips.","PeriodicalId":6561,"journal":{"name":"2018 IEEE Symposium on VLSI Technology","volume":"26 1","pages":"219-220"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2018.8510674","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

We report on Snapdragon™ SDM845 mobile SoC in mass production with a second-generation 10-nm finFET technology. SDM845 exhibits 30–40% CPU/GPU performance gain over SDM835 (first-generation 10-nm finFET process) together with ~10% battery life increase driven by new design features and technology improvements in both transistor performance and uniformity, enabling high performance and low power solution for both mobile and computing/AI applications. Extending the technology scaling further, ~15% logic circuit area scaling over 10 nm has been realized in an 8-nm node with gate and BEOL pitch scaling enabled by quadruple patterning (LE^4). Yield equivalence to 10 nm has been demonstrated in 8-nm IP chips.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用第二代10nm FinFET技术及扩展至8nm制程的高性能移动SoC产品化
我们报告采用第二代10nm finFET技术的Snapdragon™SDM845移动SoC量产。与SDM835(第一代10纳米finFET工艺)相比,SDM845的CPU/GPU性能提高了30-40%,由于新的设计特点和晶体管性能和均匀性的技术改进,电池寿命延长了约10%,为移动和计算/人工智能应用提供了高性能和低功耗的解决方案。进一步扩展该技术的缩放,在8纳米节点上实现了超过10纳米的~15%的逻辑电路面积缩放,并通过四重模式(LE^4)实现了栅极和BEOL间距缩放。在8纳米的IP芯片中已经证明了与10纳米等效的产率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Low RA Magnetic Tunnel Junction Arrays in Conjunction with Low Switching Current and High Breakdown Voltage for STT-MRAM at 10 nm and Beyond A Circuit Compatible Accurate Compact Model for Ferroelectric-FETs A Threshold Switch Augmented Hybrid-FeFET (H-FeFET) with Enhanced Read Distinguishability and Reduced Programming Voltage for Non-Volatile Memory Applications Sensors and related devices for IoT, medicine and s mart-living A Comprehensive Study of Polymorphic Phase Distribution of Ferroelectric-Dielectrics and Interfacial Layer Effects on Negative Capacitance FETs for Sub-5 nm Node
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1